- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄367058 > HDMP-0422 Single Port Bypass Circuit with CDR & Data Valid Detection Capability for Fibre Channel Arbitrated Loops PDF資料下載
參數(shù)資料
| 型號(hào)： | HDMP-0422 |
| 英文描述： | Single Port Bypass Circuit with CDR & Data Valid Detection Capability for Fibre Channel Arbitrated Loops |
| 中文描述： | 單端口旁路電路的CDR |
| 文件頁(yè)數(shù)： | 10/14頁(yè) |
| 文件大?。?/td> | 235K |
| 代理商： | HDMP-0422 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)當(dāng)前第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)
10
Figure 7. Setup for measurement of Random Jitter.
Figure 8. Setup for measurement of Deterministic Jitter.
Jitter Measurement Configurations
HP 70841B
PATTERN
GENERATOR
HDMP-0422
HP 83480A
DIGITAL
COMMUNICATION
ANALYZER
HP 70311A
CLOCK SOURCE
CLOCK
K28.7
REFCLK
TRIGGER
106.25 MHz
1062.5 MHz
± DATA
2
± FM_NODE[0]
BYPASS-[0]
BYPASS-[1]
± TO_NODE[1]
CH 1/2
2
1/10
1.4 V
BIAS TEE
N/C
106.25 MHz
1 k
HP 70841B
PATTERN
GENERATOR
HDMP-0422
HP 83480A
DIGITAL
COMMUNICATION
ANALYZER
HP 70311A
CLOCK SOURCE
CLOCK
+K28.5 –K28.5
REFCLK
TRIGGER
106.25 MHz
1062.5 MHz
± DATA
2
± FM_NODE[0]
BYPASS-[0]
BYPASS-[1]
± TO_NODE[1]
CH 1/2
2
1/10
1.4 V
BIAS
N/C
106.25 MHz
1/2
53.125 MHz
1 k
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HDNS-2100001 | Solid-State Optical Mouse Sensor |
| HDNS-2200001 | Solid-State Optical Mouse Sensor |
| HDP01-0512NRL | HARD DISK DRIVE POWER SUPPLY PROTECTION |
| HDP01-0512N | HARD DISK DRIVE POWER SUPPLY PROTECTION |
| HDSP-078X | Glass/Ceramic Numeric and Hexadecimal Displays for Industrial Applications |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HDMP-0422G | 制造商:Rochester Electronics LLC 功能描述: 制造商:PMC-Sierra 功能描述: |
| HDMP-0440 | 制造商:AGILENT 制造商全稱:AGILENT 功能描述:Quad Port Bypass Circuit for Fibre Channel Arbitrated Loops |
| HDMP-0450 | 制造商:Agilent Technologies 功能描述: |
| HDMP-0451 | 制造商:Rochester Electronics LLC 功能描述: 制造商:PMC-Sierra 功能描述: |
| HDMP-0451G | 制造商:Rochester Electronics LLC 功能描述: 制造商:PMC-Sierra 功能描述: |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。