- 您現在的位置：買賣IC網 > PDF目錄370453 > HCTL-1100 1/2 W PDF資料下載
參數資料
| 型號： | HCTL-1100 |
| 英文描述： | 1/2 W |
| 中文描述： | 通用運動控制芯片 |
| 文件頁數： | 37/39頁 |
| 文件大小： | 476K |
| 代理商： | HCTL-1100 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁當前第37頁第38頁第39頁
2-175
M
A
There are three different timing
configurations which can be used
to give the user greater flexibility
to interface the HCTL-1100 to
most microprocessors (see
Timing diagrams). They are
differentiated from one another
by the arrangement of the ALE
signal with respect to the CS
signal. The three timing
configurations are listed below.
1. ALE, CS non-overlapped
2. ALE, CS overlapped
3. ALE within CS
Any I/O operation starts by
asserting the ALE signal which
starts sampling the external bus
into an internal address latch.
Rising ALE or falling CS during
ALE stops the sampling into the
address latch.
CS low after rising ALE samples
the external bus into the data
latch. Rising CS stops the
sampling into the data latch, and
starts the internal synchronous
process.
In the case of a write, the data in
the data latch is written into the
addressed location. In the case of
a read, the addressed location is
written into an internal output
latch. OE low enables the internal
output latch onto the external
bus. The OE signal and the
internal output latch allow the I/O
port to be flexible and avoid bus
conflicts during read operations.
It is important that the host
microprocessor does not attempt
to perform too many I/O
operations in a single sample time
of the HCTL-1100. Each
I/O operation interrupts the
execution of the HCTL-1100’s
internal code for 1 clock cycle.
Although extra clock cycles have
been allotted in each sample time
for I/O operations, the number of
extra cycles is reduced as the
value programmed into the
Sample Timer register (R0FH) is
reduced.
Table 5 shows the maximum
number of I/O operations allowed
under the given conditions.
The number of external clock
cycles available for I/O operations
in any of the four control modes
can be increased by increasing
the value in the Sample Timer
register (R0FH).
For every unit increase in the
Sample Timer register (R0FH)
above the minimums shown in
Table 5 the user may perform 16
additional I/O operations per
sample time.
data written to the 8-bit Motor
Command port by the control
algorithms is the internally
computed 2’s-complement motor
command with an 80H offset
added. This allows direct
interfacing to a DAC. Figure 16
shows a typical DAC interface to
the HCTL-1100. An inexpensive
DAC, such as MC1408 or
equivalent, has its digital inputs
directly connected to the Motor
Command port. The DAC pro-
duces an output current which is
converted to a voltage by an
operational amplifier. R
and R
control the analog offset and gain.
The circuit is easily adjusted for
+5 V to –5 V operation by first
writing 80H to R08H and
adjusting R
for 0 V output. Then
FFH is written to R08H and R
G
is
adjusted until the output is 5 V.
Note that 00H in R08H
corresponds to –5 V out.
Figure 17 shows an example of
how to interface the HCTL-1100
to an H-bridge amplifier. An H-
bridge amplifier allows bipolar
motor operation with a unipolar
power supply.
Interfacing the HCTL-1100 to
Amplifiers and Motors
The Motor Command port is the
ideal interface to an 8-bit DAC,
configured for bipolar output. The
Table 5. Maximum Number of I/O Allowed
Maximum Number
of I/O Operations
Allowed per Sample
Sample Timer
Register Value
Operating Mode
07H (07D)
Position Control or
Prop. Vel. Control
5
Position Control or
Prop. Vel. Control
133
OFH (15D)
Trapezoidal Prof.
or Integral
Vel. Control
6
相關PDF資料 |
PDF描述 |
|---|---|
| HCX-7S | SURFACE MOUNT CRYSTAL |
| HD01 | TRIAC-600VRM-25A-TO220 |
| HD02 | TRIAC,200V V(DRM),25A I(T)RMS,TO-220 |
| HD04 | Triac; Package/Case:TO-48; Current, It av:40A; Mounting Type:Through Hole; Repetitive Reverse Voltage Max, Vrrm:200V; Current Rating:40A; Voltage Rating:200V |
| HD06 | Triac; Triac Type:Standard; Peak Repetitive Off-State Voltage, Vdrm:600V; On-State RMS Current, IT(rms):40A; Gate Trigger Current (QI), Igt:50mA; Package/Case:TO-48; Current, It av:40A; Mounting Type:Through Hole |
相關代理商/技術參數 |
參數描述 |
|---|---|
| HCTL-1100#PLC | 功能描述:馬達/運動/點火控制器和驅動器 Motion Control IC RoHS:否 制造商:STMicroelectronics 產品:Stepper Motor Controllers / Drivers 類型:2 Phase Stepper Motor Driver 工作電源電壓:8 V to 45 V 電源電流:0.5 mA 工作溫度:- 25 C to + 125 C 安裝風格:SMD/SMT 封裝 / 箱體:HTSSOP-28 封裝:Tube |
| HCTL1100H | 制造商:AGILENT 制造商全稱:AGILENT 功能描述:General Purpose Motion Control ICs |
| HCTL-1100PLC | 制造商:AVAGO 制造商全稱:AVAGO TECHNOLOGIES LIMITED 功能描述:General Purpose Motion Control ICs |
| HCTL-1101 | 功能描述:馬達/運動/點火控制器和驅動器 Motion Control IC RoHS:否 制造商:STMicroelectronics 產品:Stepper Motor Controllers / Drivers 類型:2 Phase Stepper Motor Driver 工作電源電壓:8 V to 45 V 電源電流:0.5 mA 工作溫度:- 25 C to + 125 C 安裝風格:SMD/SMT 封裝 / 箱體:HTSSOP-28 封裝:Tube |
| HCTL-1101-PLC | 功能描述:馬達/運動/點火控制器和驅動器 Motion Control IC RoHS:否 制造商:STMicroelectronics 產品:Stepper Motor Controllers / Drivers 類型:2 Phase Stepper Motor Driver 工作電源電壓:8 V to 45 V 電源電流:0.5 mA 工作溫度:- 25 C to + 125 C 安裝風格:SMD/SMT 封裝 / 箱體:HTSSOP-28 封裝:Tube |
發(fā)布緊急采購，3分鐘左右您將得到回復。