
GENNUM CORPORATION
21498-1
5 of 39
G
1.2 PIN DESCRIPTIONS
PIN
NUMBER
NAME
TIMING
TYPE
DESCRIPTION
1
CP_VDD
-
Power
Power supply connection for the charge pump. Connect to +3.3V DC
analog.
2
PD_GND
-
Power
Ground connection for the phase detector. Connect to analog GND.
3
PD_VDD
-
Power
Power supply connection for the phase detector. Connect to +1.8V DC
analog.
4, 6 - 8,
10, 14 -17,
31, 70 - 71
NC
-
-
No connect.
5
RSV
-
-
Reserved – connect to analog ground.
9
DVB_ASI
Non
Synchronous
Input
CONTROL SIGNAL INPUT
Signal levels are LVCMOS/LVTTL compatible.
When set HIGH in conjunction with SD/HD = HIGH and SMPTE_BYPASS =
LOW, the device will be configured to operate in DVB-ASI mode.
When set LOW, the device will not support the encoding of received DVB-
ASI data.
11
SD/HD
Non
Synchronous
Input
CONTROL SIGNAL INPUT
Signal levels are LVCMOS/LVTTL compatible.
When set LOW, the device will be configured to transmit signal rates of
1.485Gb/s or 1.485/1.001Gb/s only.
When set HIGH, the device will be configured to transmit signal rates of
270Mb/s only.
12
20bit/10bit
Non
Synchronous
Input
CONTROL SIGNAL INPUT
Signal levels are LVCMOS/LVTTL compatible.
Used to select the input data bus width in SMPTE or Data-Through modes.
This signal is ignored in DVB-ASI mode.
When set HIGH, the parallel input will be 20-bit demultiplexed data.
When set LOW, the parallel input will be 10-bit multiplexed data.
13
IOPROC_EN/DIS
Non
Synchronous
Input
CONTROL SIGNAL INPUT
Signal levels are LVCMOS/LVTTL compatible.
Used to enable or disable I/O processing features.
When set HIGH, the following I/O processing features of the device are
enabled:
EDH Packet Generation and Insertion (SD-only)
SMPTE 352M Packet Generation and Insertion
ANC Data Checksum Calculation and Insertion
Line-based CRC Generation and Insertion (HD-only)
Line Number Generation and Insertion (HD-only)
TRS Generation and Insertion
Illegal Code Remapping
To enable a subset of these features, keep IOPROC_EN/DIS HIGH and
disable the individual feature(s) in the IOPROC_DISABLE register
accesible via the host interface.
When set LOW, the I/O processing features of the device are disabled,
regardless of whether the features are enabled in the IOPROC_DISABLE
register.