- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383012 > GM72V66841ET (Hynix Semiconductor Inc.) 2,097,152 WORD x 8 BIT x 4 BANK SYNCHRONOUS DYNAMIC RAM PDF資料下載
參數(shù)資料
| 型號： | GM72V66841ET |
| 廠商： | Hynix Semiconductor Inc. |
| 英文描述： | 2,097,152 WORD x 8 BIT x 4 BANK SYNCHRONOUS DYNAMIC RAM |
| 中文描述： | 2097152字× 8位× 4個銀行同步動態(tài)RAM |
| 文件頁數(shù)： | 31/57頁 |
| 文件大?。?/td> | 592K |
| 代理商： | GM72V66841ET |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁當(dāng)前第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁
LG Semicon
GM72V66841CT/CLT
2.
Same bank, different ROW address:
When
the ROW address changes, consecutive write
commands cannot be executed; it is necessary to
separate the two write commands with a
Precharge command and a bank-active command.
3. Different bank:
When the bank changes, the
write command can be performed after an
interval of no less than 1 cycle, provided that the
other bank is in the bank-active state. However,
in the case of a burst write, data will continue to
be written until one cycle before the read
command is executed(as in the case of the same
bank and the same address).
Read command to Precharge interval (same
bank):
When the Precharge command is
executed for the same bank as the read command
that preceded it, the minimum interval between
the two commands is one cycle. However, since
the output buffer then becomes High-Z after the
cycles defined by l
HZP
, there is a possibility that
burst read data output will be interrupted, if the
Precharge command is input during burst read.
To read all data by burst read, the cycles defined
by l
EP
must be assured as an interval from the
final data output to Precharge command
execution.
READ to Precharge Command Interval (same bank) : To output all data
CLK
Command
Dout
READ
out A0
l
EP
= -
1 Cycle
CL=2
PRE/PALL
out A1
out A2
out A3
CAS Latency = 2, Burst Length = 4
30
CLK
Command
Dout
READ
out A0
l
EP
= -
2 Cycle
CL=3
PRE/PALL
out A1
out A2
out A3
CAS Latency = 3, Burst Length = 4
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| GM72V66841Exx | 2,097,152 WORD x 8 BIT x 4 BANK SYNCHRONOUS DYNAMIC RAM |
| GM72V66841ELT-7 | 2,097,152 WORD x 8 BIT x 4 BANK SYNCHRONOUS DYNAMIC RAM |
| GM72V66841ELT-75 | 2,097,152 WORD x 8 BIT x 4 BANK SYNCHRONOUS DYNAMIC RAM |
| GM72V66841ET-7 | 2,097,152 WORD x 8 BIT x 4 BANK SYNCHRONOUS DYNAMIC RAM |
| GM72V66841ET-7K | 2,097,152 WORD x 8 BIT x 4 BANK SYNCHRONOUS DYNAMIC RAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| GM72V66841ET-7 | 制造商:HYNIX 制造商全稱:Hynix Semiconductor 功能描述:2,097,152 WORD x 8 BIT x 4 BANK SYNCHRONOUS DYNAMIC RAM |
| GM72V66841ET-75 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x8 SDRAM |
| GM72V66841ET-7J | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x8 SDRAM |
| GM72V66841ET-7K | 制造商:HYNIX 制造商全稱:Hynix Semiconductor 功能描述:2,097,152 WORD x 8 BIT x 4 BANK SYNCHRONOUS DYNAMIC RAM |
| GM72V66841ET-8 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x8 SDRAM |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。