參數(shù)資料
型號: FPD85310VJD
廠商: NATIONAL SEMICONDUCTOR CORP
元件分類: 微控制器/微處理器
英文描述: Panel Timing Controller
中文描述: SPECIALTY MICROPROCESSOR CIRCUIT, PQFP100
封裝: PLASTIC, TQFP-100
文件頁數(shù): 13/29頁
文件大?。?/td> 440K
代理商: FPD85310VJD
Functional Description
(Continued)
TABLE 2. FPD85310 Programmable Register Definition
(Continued)
Control
Registers
Control Register
(5 bits)
EEPROM
Address
The control registers provide mode setting information to the input and output interfaces.
[0]. Output polarity - defines active high or active low output
“0” = normal output (active high)
“1” = inverted output (active low)
[1]. Toggle circuit enable/disable
“0” = Normal GPO output; Toggle circuitry disabled
“1” = Toggle circuitry enabled; output transitions after 1 clock (pixel counter) whenever
programmed rising edge of GPO occurs.
When “toggle circuit” is enable, the value of “Horizontal Duration” register programming
determine; “001h”
’1 H-line-1’ = 1 H-line toggling, ’1 H-line’
’2 H-line-1’ = 2 H-line
toggling, etc. up to 11 bits are set.
[2].
Automatic Frame Size Detection
GPO [0:1]
“0” = Normal Operation
“1” = Used with toggle circuitry to create a “continuous” REV signal. NOTE: The value
of the vertical duration register is overwritten.
GPO [2:8]
“0” = Normal Operation
“1” = Early Start capability (Vertical Duration = “00” is N/A, See Table 5)
The value in the Vertical Start Register is subtracted from the total number of
lines/frame (auto-detected) to determine the Vertical Start position.
(It needs a full frame after RSTZ, then started with 1 frame delayed to compare to the
other GPOs)
[4:3]
GPO [0:8] Combination Select
*
(Two GPOs or multi GPOs)
“00” = Select GPO# as programmed. (no combination function)
“01” = Select GPO# “ANDed” with GPO#-1
“10” = Select GPO# “ORed” with GPO#-1
“11” = Select GPO# and GPO#-1 on alternating frames
(
*
If the transition of GPO
#
-1 effect the combined result, it should be delayed 1 OCLK,
and GPO0 cannot be programmed by non-existing of “GPO-1”)
(Examples) GPO
#
-1 AND GPO
#
, (GPO
#
-2 and GPO
#
-1) OR GPO
#
and etc.
TABLE 3. EEPROM Memory Map
Address
Data (# bits)
Default Values
(HEX)
00
0-7F
80
DDC VESA DATA
programmed to 00H for EEPROM auto detect
82,81
84,83
86,85
88,87
89
gpo [8]_pstart_reg (10)
gpo [8]_pcount_reg (11)
gpo [8]_lstart_reg (11)
gpo [8]_lcount_reg (11)
gpo [8]_cont_reg (5)
00,01
02,2D
00,01
03,02
00
8B,8A
8D,8C
8F,8E
91,90
92
gpo [7]_pstart_reg (10)
gpo [7]_pcount_reg (11)
gpo [7]_lstart_reg (11)
gpo [7]_lcount_reg (11)
gpo [7]_cont_reg (5)
00,14
01,E0
00,02
03,00
01
www.national.com
13
相關(guān)PDF資料
PDF描述
FPD85310 Panel Timing Controller
FPD87208AXAVS +2.5V Low EMI, Low Dynamic Power XGA/WXGA TFT-LCD Timing Controller with Reduced Swing Differential Signaling RSDS⑩ Outputs
FPD87208 +2.5V Low EMI, Low Dynamic Power XGA/WXGA TFT-LCD Timing Controller with Reduced Swing Differential Signaling RSDS⑩ Outputs
FPD87310 Universal Interface XGA Panel Timing Controller with RSDS⑩ (Reduced Swing Differential Signaling) and FPD-Link
FPD87346 Low EMI, Low Dynamic Power (SVGA) XGA/WXGA TFT-LCD Timing Controller with Reduced Swing Differential Signaling (RSDS⑩) Outputs
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
FPD87208 制造商:NSC 制造商全稱:National Semiconductor 功能描述:+2.5V Low EMI, Low Dynamic Power XGA/WXGA TFT-LCD Timing Controller with Reduced Swing Differential Signaling RSDS⑩ Outputs
FPD87208AXAVS 制造商:Rochester Electronics LLC 功能描述:2.5V XGA/WXGA TIMING CONTROLER - Bulk
FPD87310 制造商:NSC 制造商全稱:National Semiconductor 功能描述:Universal Interface XGA Panel Timing Controller with RSDS⑩ (Reduced Swing Differential Signaling) and FPD-Link
FPD87310VHB 功能描述:IC CTRLR PANEL TIMING 80-TQFP RoHS:否 類別:集成電路 (IC) >> 時鐘/計時 - 專用 系列:- 標準包裝:1,500 系列:- 類型:時鐘緩沖器/驅(qū)動器 PLL:是 主要目的:- 輸入:- 輸出:- 電路數(shù):- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 電源電壓:3.3V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SSOP(0.209",5.30mm 寬) 供應(yīng)商設(shè)備封裝:28-SSOP 包裝:帶卷 (TR) 其它名稱:93786AFT
FPD87346 制造商:NSC 制造商全稱:National Semiconductor 功能描述:Low EMI, Low Dynamic Power (SVGA) XGA/WXGA TFT-LCD Timing Controller with Reduced Swing Differential Signaling (RSDS⑩) Outputs