- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄375777 > FDMF8705 (FAIRCHILD SEMICONDUCTOR CORP) Driver plus FET Multi-chip Module PDF資料下載
參數(shù)資料
| 型號： | FDMF8705 |
| 廠商： | FAIRCHILD SEMICONDUCTOR CORP |
| 元件分類： | MOSFETs |
| 英文描述： | Driver plus FET Multi-chip Module |
| 中文描述： | HALF BRDG BASED MOSFET DRIVER, QCC56 |
| 封裝： | 8 X 8 MM, ROHS COMPLIANT, MO-220WLLD-5, SMD-56 |
| 文件頁數(shù)： | 9/13頁 |
| 文件大?。?/td> | 742K |
| 代理商： | FDMF8705 |
9
www.fairchildsemi.com
FDMF8705 Rev. C
F
Description of Operation
Circuit Description
The FDMF8705 is a driver plus FET module optimized for
synchronous buck converter topology. A single PWM input
signal is all that is required to properly drive the high-side and
the low-side MOSFETs. Each part is capable of driving speeds
up to 500KHz.
Low-Side Driver
The low-side driver (LDRV) is designed to drive a ground
referenced low R
DS(ON)
N-channel MOSFET. The bias for LDRV
is internally connected between VCIN and CGND. When the
driver is enabled, the driver's output is 180° out of phase with
the PWM input. When the driver is disabled (DISB = 0V), LDRV
is held low.
High-Side Driver
The high-side driver (HDRV) is designed to drive a floating
N-channel MOSFET. The bias voltage for the high-side driver is
developed by a bootstrap supply circuit, consisting of the
internal diode and external bootstrap capacitor (C
BOOT
). During
start-up, VSWH is held at PGND, allowing C
BOOT
to charge to
VCIN through the internal diode. When the PWM input goes
high, HDRV will begin to charge the high-side MOSFET's gate
(Q1). During this transition, charge is removed from C
BOOT
and
delivered to Q1's gate. As Q1 turns on, VSWH rises to V
IN
,
forcing the BOOT pin to V
IN
+V
C(BOOT)
, which provides
sufficient VGS enhancement for Q1. To complete the switching
cycle, Q1 is turned off by pulling HDRV to VSWH. C
BOOT
is then
recharged to VCIN when VSWH falls to PGND. HDRV output is
in phase with the PWM input. When the driver is disabled, the
high-side gate is held low.
Adaptive Gate Drive Circuit
The driver IC embodies an advanced design that ensures
minimum MOSFET dead-time while eliminating potential
shoot-through (cross-conduction) currents. It senses the state of
the MOSFETs and adjusts the gate drive, adaptively, to ensure
they do not conduct simultaneously. Refer to Figure 24 and 25
for the relevant timing waveforms.
To prevent overlap during the low-to-high switching transition
(Q2 OFF to Q1 ON), the adaptive circuitry monitors the voltage
at the LDRV pin. When the PWM signal goes HIGH, Q2 will
begin to turn OFF after some propagation delay (t
PDL(LDRV)
).
Once the LDRV pin is discharged below ~1.2V, Q1 begins to
turn ON after adaptive delay t
PDH(HDRV)
.
To preclude overlap during the high-to-low transition (Q1 OFF to
Q2 ON), the adaptive circuitry monitors the voltage at the SW
pin. When the PWM signal goes LOW, Q1 will begin to turn OFF
after some propagation delay (t
PDL(HDRV)
). Once the VSWH pin
falls below ~2.2V, Q2 begins to turn ON after adaptive delay
t
pdh(LDRV)
.
Additionally, V
GS
of Q1 is monitored. When V
GS(Q1)
is
discharged below ~1.2V, a secondary adaptive delay is initiated,
which results in Q2 being driven ON after t
PDH(LDRV),
regardless
of SW state. This function is implemented to ensure C
BOOT
is
recharged each switching cycle, particularly for cases where the
power convertor is sinking current and SW voltage does not fall
below the 2.2V adaptive threshold. Secondary delay t
PDH(HDRV)
is longer than t
PDH(LDRV)
.
Figure 25. Adaptive Gate Drive Timing
DISB
V
IL(DISB)
V
IH(DISB)
t
PDL(DISB)
t
PDH(DISB)
LDRV / HDRV
V
IH(PWM)
PWM
t
PDL(LDRV)
LDRV
Figure 24. Output Disable Timing
t
PDH(HDRV)
1.2V
HDRV-SW
t
PDL(HDRV)
SW
2.2V
t
PDH(LDRV)
V
IL(PWM)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| FDMJ1023PZ | Dual P-Channel PowerTrench㈢ MOSFET |
| FDMS2380 | 740; 38000/740 Series; Microcontroller; Bit Size: 8-bit; ROM: 2K; RAM: 192; ROM Type: QzROM; CPU: 740 core; Minimum Instruction Execution Time (ns): 250 (@8MHz); Operating Frequency / Supply Voltage: 1.8 to 5.5V; Operating Ambient Temperature (°C): -20 to 85; Package Code: PLSP0020JB-A (20P2F-A) |
| FDMS2572_07 | N-Channel UltraFET Trench㈢ MOSFET 150V, 27A, 47mз |
| FDMS2572 | N-Channel UltraFET Trench MOSFET |
| FDMS2672 | N-Channel UltraFET Trench MOSFET 200V, 20A, 77mohm |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| FDMH000C11L-YW | 制造商:Thomas & Betts 功能描述:HAZ3FLD,1000W,M.H.,5 TAP BALST |
| FDMHP17C070-YWE | 制造商:Thomas & Betts 功能描述:HZ FDMHP17C070YWE HAZ3,FLD,175W,M.H |
| FDMJ1023PZ | 功能描述:MOSFET -20V Dual P-Channel PowerTrench RoHS:否 制造商:STMicroelectronics 晶體管極性:N-Channel 汲極/源極擊穿電壓:650 V 閘/源擊穿電壓:25 V 漏極連續(xù)電流:130 A 電阻汲極/源極 RDS（導(dǎo)通）:0.014 Ohms 配置:Single 最大工作溫度: 安裝風(fēng)格:Through Hole 封裝 / 箱體:Max247 封裝:Tube |
| FDMJ1027P | 功能描述:MOSFET -20V -2.4A PCH 1.8V SPECIF RoHS:否 制造商:STMicroelectronics 晶體管極性:N-Channel 汲極/源極擊穿電壓:650 V 閘/源擊穿電壓:25 V 漏極連續(xù)電流:130 A 電阻汲極/源極 RDS（導(dǎo)通）:0.014 Ohms 配置:Single 最大工作溫度: 安裝風(fēng)格:Through Hole 封裝 / 箱體:Max247 封裝:Tube |
| FDMJ1028N | 功能描述:MOSFET MLP 20V 3.2A 2.5 VGS NCH S RoHS:否 制造商:STMicroelectronics 晶體管極性:N-Channel 汲極/源極擊穿電壓:650 V 閘/源擊穿電壓:25 V 漏極連續(xù)電流:130 A 電阻汲極/源極 RDS（導(dǎo)通）:0.014 Ohms 配置:Single 最大工作溫度: 安裝風(fēng)格:Through Hole 封裝 / 箱體:Max247 封裝:Tube |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。