參數(shù)資料
型號(hào)： EVAL-ADF4351EB1Z
廠商： Analog Devices Inc
文件頁(yè)數(shù)： 5/28頁(yè)
文件大?。?/td> 0K
描述： BOARD 1 EVAL FOR ADF4351
標(biāo)準(zhǔn)包裝： 1
系列： *
Data Sheet
ADF4351
Rev. 0 | Page 13 of 28
The R counter output is used as the clock for the band select
logic. A programmable divider is provided at the R counter
output to allow division by an integer from 1 to 255; the divider
value is set using Bits[DB19:DB12] in Register 4 (R4). When the
required PFD frequency is higher than 125 kHz, the divide ratio
should be set to allow enough time for correct band selection.
Band selection takes 10 cycles of the PFD frequency, equal to
80 s. If faster lock times are required, Bit DB23 in Register 3
(R3) must be set to 1. This setting allows the user to select a
higher band select clock frequency of up to 500 kHz, which
speeds up the minimum band select time to 20 s. For phase
adjustments and small (<1 MHz) frequency adjustments, the
user can disable VCO band selection by setting Bit DB28 in
Register 1 (R1) to 1. This setting selects the phase adjust feature.
After band selection, normal PLL action resumes. The nominal
value of KV is 40 MHz/V when the N divider is driven from the
VCO output or from this value divided by D. D is the output
divider value if the N divider is driven from the RF divider output
(selected by programming Bits[DB22:DB20] in Register 4). The
ADF4351 contains linearization circuitry to minimize any vari-
ation of the product of ICP and KV to keep the loop bandwidth
constant.
The VCO shows variation of KV as the VTUNE varies within the
band and from band to band. For wideband applications cover-
ing a wide frequency range (and changing output dividers), a
value of 40 MHz/V provides the most accurate KV because this
value is closest to an average value. Figure 21 shows how KV
varies with fundamental VCO frequency, along with an average
value for the frequency band. Users may prefer this figure when
using narrow-band designs.
80
70
60
50
40
30
20
10
0
2.0
2.5
3.0
3.5
4.0
4.5
VC
O
SEN
SI
T
IVI
T
Y
(MH
z/
V)
FREQUENCY (GHz)
09800-
121
Figure 21. VCO Sensitivity (KV) vs. Frequency
OUTPUT STAGE
The RFOUTA+ and RFOUTA pins of the ADF4351 are connected
to the collectors of an NPN differential pair driven by buffered
outputs of the VCO, as shown in Figure 22.
VCO
RFOUTA+
RFOUTA–
BUFFER/
DIVIDE-BY-1/-2/-4/-8/
-16/-32/-64
09800-
010
Figure 22. Output Stage
To allow the user to optimize the power dissipation vs. the
output power requirements, the tail current of the differential
pair is programmable using Bits[DB4:DB3] in Register 4 (R4).
Four current levels can be set. These levels give output power
levels of 4 dBm, 1 dBm, +2 dBm, and +5 dBm, using a 50
resistor to AVDD and ac coupling into a 50 load. Alternatively,
both outputs can be combined in a 1 + 1:1 transformer or a 180°
microstrip coupler (see the Output Matching section).
If the outputs are used individually, the optimum output stage
consists of a shunt inductor to VVCO. The unused complementary
output must be terminated with a similar circuit to the used output.
An auxiliary output stage exists on the RFOUTB+ and RFOUTB
pins, providing a second set of differential outputs that can be
used to drive another circuit. The auxiliary output stage can be
used only if the primary outputs are enabled. If the auxiliary
output stage is not used, it can be powered down.
Another feature of the ADF4351 is that the supply current to
the RF output stage can be shut down until the part achieves
lock, as measured by the digital lock detect circuitry. This
feature is enabled by setting the mute till lock detect (MTLD)
bit in Register 4 (R4).
相關(guān)PDF資料
PDF描述
GEM25DRYF CONN EDGECARD 50POS DIP .156 SLD
GEM28DRTF CONN EDGECARD 56POS DIP .156 SLD
H3AWH-4006G IDC CABLE - HSC40H/AE40G/HPL40H
GEM28DRKF CONN EDGECARD 56POS DIP .156 SLD
M1CXA-5036J IDC CABLE - MKC50A/MC50G/X
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EVAL-ADF4360-0EB1 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:Integrated Synthesizer and VCO
EVAL-ADF4360-1EB1 制造商:Analog Devices 功能描述:Evaluation Board For ADF4360-1
EVAL-ADF4360-1EBZ1 功能描述:BOARD EVALUATION FOR ADF4360-1 RoHS:是 類(lèi)別:編程器，開(kāi)發(fā)系統(tǒng) >> 評(píng)估演示板和套件 系列:- 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- 主要目的:電源管理，電池充電器 嵌入式:否 已用 IC / 零件:MAX8903A 主要屬性:1 芯鋰離子電池 次要屬性:狀態(tài) LED 已供物品:板
EVAL-ADF4360-2EB1 制造商:Analog Devices 功能描述:EVALUATION BOARD FOR ADF4360-2
EVAL-ADF4360-2EBZ1 功能描述:BOARD EVALUATION FOR ADF4360-2 RoHS:是 類(lèi)別:編程器，開(kāi)發(fā)系統(tǒng) >> 評(píng)估演示板和套件 系列:- 標(biāo)準(zhǔn)包裝:1 系列:PSoC® 主要目的:電源管理，熱管理 嵌入式:- 已用 IC / 零件:- 主要屬性:- 次要屬性:- 已供物品:板，CD，電源
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*