θIN<" />
參數資料
型號: EVAL-AD2S1210EDZ
廠商: Analog Devices Inc
文件頁數: 26/36頁
文件大小: 0K
描述: BOARD EVAL AD2S1210
標準包裝: 1
主要目的: 接口,旋轉變壓至數字
嵌入式:
已用 IC / 零件: AD2S1210
主要屬性: 10 ~ 16 位分辨率,3125 rps 最大(10 位)或 1024 脈沖
次要屬性: 圖形用戶界面
已供物品: 板,CD
產品目錄頁面: 788 (CN2011-ZH PDF)
相關產品: AD2S1210CSTZ-ND - IC CONV R/D VAR RES OSC 48-LQFP
AD2S1210BSTZ-ND - IC CONV R/D 10-16BIT 48-LQFP
AD2S1210ASTZ-ND - IC CONV R/D 10-16BIT 48-LQFP
AD2S1210
Rev. A | Page 32 of 36
CIRCUIT DYNAMICS
LOOP RESPONSE MODEL
0
74
67
-03
7
ERROR
(ACCELERATION)
θIN
θOUT
VELOCITY
k1 × k2
1 – z–1
1 – bz–1
1 – z–1
c
1 – az–1
c
Sin/Cos LOOKUP
Figure 38. RDC System Response Block Diagram
The RDC is a mixed-signal device that uses two ADCs to digitize
signals from the resolver and a Type II tracking loop to convert
these to digital position and velocity words.
The first gain stage consists of the ADC gain on the sine/cosine
inputs and the gain of the error signal into the first integrator.
The first integrator generates a signal proportional to velocity.
The compensation filter contains a pole and a zero that are used
to provide phase margin and reduce high frequency noise gain.
The second integrator is the same as the first and generates the
position output from the velocity signal. The sin/cos lookup has
unity gain. The values for the k1, k2, a, b, and c parameters are
outlined in Table 28.
The following equations outline the transfer functions of the
individual blocks as shown in Figure 38, which then combine to
form the complete RDC system loop response.
Integrator1 and Integrator2 transfer function
1
)
(
=
z
c
z
I
(10)
Compensation filter transfer function
1
)
(
=
bz
az
z
C
(11)
RDC open-loop transfer function
)
(
)
(
)
(
2
z
C
z
I
k2
k1
z
G
×
=
(12)
RDC closed-loop transfer function
)
(
1
)
(
)
(
z
G
z
G
z
H
+
=
(13)
The closed-loop magnitude and phase responses are that of a
second-order low-pass filter (see Figure 11 and Figure 12).
To convert G(z) into the s-plane, an inverse bilinear transforma-
tion is performed by substituting the following equation for z:
s
t
s
t
z
+
=
2
(14)
where t is the sampling period (1/4.096 MHz ≈ 244 ns).
Substitution yields the open-loop transfer function, G(s).
)
1
(
2
)
1
(
1
)
1
(
2
)
1
(
1
4
1
)
1
(
)
(
2
b
t
s
a
t
s
t
s
st
b
a
k2
k1
s
G
+
×
+
+
×
+
×
+
×
×
=
(15)
This transformation produces the best matching at low frequencies
(f < fSAMPLE). At such frequencies (within the closed-loop
bandwidth of the AD2S1210), the transfer function can be
simplified to
2
1
2
1
)
(
st
s
K
s
G
a
+
×
(16)
where:
b
a
k2
k1
K
b
t
a
t
a
×
=
+
=
+
=
)
1
(
)
1
(
2
)
1
(
)
1
(
2
)
1
(
2
1
Solving for each value gives t1, t2, and Ka as outlined in Table 29.
Table 28. RDC System Response Parameters
Parameter
Description
10-bit resolution
12-bit resolution
14-bit resolution
16-bit resolution
k1 (nominal)
ADC gain
1.8/2.5
k2
Error gain
6 × 106 × 2
π
18 × 106 × 2
π
82 x 106 × 2
π
66 × 106 × 2
π
a
Compensator zero coefficient
8187/8192
4095/4096
8191/8192
32,767/32,768
b
Compensator pole coefficient
509/512
4085/4096
16,359/16,384
32,757/32,768
c
Integrator gain
1/1,024,000
1/4,096,000
1/16,384,000
1/65,536,000
相關PDF資料
PDF描述
MAX6162AESA+T IC VREF SERIES PREC 2.048V 8SOIC
207W234-3-0 BOOT MOLDED
RP40-2412DGW/N-HC CONV DC/DC 40W 9-36VIN +/-12VOUT
V110B5C100BL2 CONVERTER MOD DC/DC 5V 100W
ADR370ARTZ-REEL7 IC VREF SERIES PREC SOT-23-3
相關代理商/技術參數
參數描述
EVAL-AD4001FMCZ 功能描述:EVAL BOARD FOR AD4001 制造商:analog devices inc. 系列:- 零件狀態(tài):在售 A/D 轉換器數:1 位數:16 采樣率(每秒):2M 數據接口:SPI,DSP 輸入范圍:±VREF 不同條件下的功率(典型值):20mW @ 2MSPS 使用的 IC/零件:AD4001 所含物品:板,電源 標準包裝:1
EVAL-AD421EB 制造商:AD 制造商全稱:Analog Devices 功能描述:Loop-Powered 4 mA to 20 mA DAC
EVAL-AD5025EBZ 制造商:AD 制造商全稱:Analog Devices 功能描述:Fully Accurate 12-/14-/16-Bit VOUT DAC SPI Interface 2.7 V to 5.5 V in a TSSOP
EVAL-AD5045EBZ 制造商:AD 制造商全稱:Analog Devices 功能描述:Fully Accurate 12-/14-/16-Bit VOUT DAC SPI Interface 2.7 V to 5.5 V in a TSSOP
EVAL-AD5060EB 制造商:Analog Devices 功能描述:EVAL BD FOR AD506X DAC 14-/16BIT, SERL INPUT - Bulk