- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄16870 > EVAL-AD2S1210EDZ (Analog Devices Inc)BOARD EVAL AD2S1210 PDF資料下載
參數(shù)資料
| 型號： | EVAL-AD2S1210EDZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 18/36頁 |
| 文件大小： | 0K |
| 描述： | BOARD EVAL AD2S1210 |
| 標準包裝： | 1 |
| 主要目的： | 接口，旋轉(zhuǎn)變壓至數(shù)字 |
| 嵌入式： | 否 |
| 已用 IC / 零件： | AD2S1210 |
| 主要屬性： | 10 ~ 16 位分辨率，3125 rps 最大（10 位）或 1024 脈沖 |
| 次要屬性： | 圖形用戶界面 |
| 已供物品： | 板，CD |
| 產(chǎn)品目錄頁面： | 788 (CN2011-ZH PDF) |
| 相關(guān)產(chǎn)品： | AD2S1210CSTZ-ND - IC CONV R/D VAR RES OSC 48-LQFP AD2S1210BSTZ-ND - IC CONV R/D 10-16BIT 48-LQFP AD2S1210ASTZ-ND - IC CONV R/D 10-16BIT 48-LQFP |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁當前第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁
AD2S1210
Rev. A | Page 25 of 36
Clearing the Fault Register
The LOT pin and/or the DOS pin of the AD2S1210 are taken
low to indicate that a fault has been detected. The AD2S1210 is
capable of detecting eight separate fault conditions. To determine
which condition triggered the fault indication, the user is required
to enter configuration mode and read the fault register. To reset
the fault indicators, an additional SAMPLE pulse is required.
This ensures that any faults that may occur between the initial
sampling and subsequent reading of the fault register are captured.
Therefore, to read and clear the fault register, the following
sequence of events is required:
1.
A high-to-low transition of the SAMPLE input.
2.
The SAMPLE input should be held low for t16 ns and then
can be returned high.
3.
The AD2S1210 should be put into configuration mode,
that is, A0 and A1 are both set to logic high.
4.
The fault register should be read as described in the
section.
5.
A second high-to-low transition of the SAMPLE input
clears the fault indications on the DOS and/or LOT pins.
6.
Note that in the event of a persistent fault, the fault indica-
tors are reasserted within the specified fault time latency.
Figure 31 shows the timing specifications to follow when
clearing the fault register.
Note that the last valid register address written to the AD2S1210
prior to exiting configuration mode is again valid when reentering
configuration mode. It is therefore recommended that when
initial configuration of the AD2S1210 is complete, the fault address
should be written to the AD2S1210 before leaving configuration
mode. This simplifies the reading and clearing of the fault register
in normal operation because it is now possible to access the
position, velocity, and fault information by toggling the A0 and
A1 pins without requiring additional register addressing.
fCLKIN
t1
t8
t1
t3
t4
t2
t6
t7
t9
t5
t2
CLKIN
A0, A1
CS
WR
DB0 TO DB7
ADDRESS
DATA
NOTES
1.
2. RD SHOULD BE HELD HIGH WHEN WRITING TO THE AD2S1210.
DON’T CARE.
07
46
7-
0
27
Figure 28. Parallel Port Write Timing—Configuration Mode
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MAX6162AESA+T | IC VREF SERIES PREC 2.048V 8SOIC |
| 207W234-3-0 | BOOT MOLDED |
| RP40-2412DGW/N-HC | CONV DC/DC 40W 9-36VIN +/-12VOUT |
| V110B5C100BL2 | CONVERTER MOD DC/DC 5V 100W |
| ADR370ARTZ-REEL7 | IC VREF SERIES PREC SOT-23-3 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EVAL-AD4001FMCZ | 功能描述:EVAL BOARD FOR AD4001 制造商:analog devices inc. 系列:- 零件狀態(tài):在售 A/D 轉(zhuǎn)換器數(shù):1 位數(shù):16 采樣率（每秒）:2M 數(shù)據(jù)接口:SPI，DSP 輸入范圍:±VREF 不同條件下的功率（典型值）:20mW @ 2MSPS 使用的 IC/零件:AD4001 所含物品:板，電源 標準包裝:1 |
| EVAL-AD421EB | 制造商:AD 制造商全稱:Analog Devices 功能描述:Loop-Powered 4 mA to 20 mA DAC |
| EVAL-AD5025EBZ | 制造商:AD 制造商全稱:Analog Devices 功能描述:Fully Accurate 12-/14-/16-Bit VOUT DAC SPI Interface 2.7 V to 5.5 V in a TSSOP |
| EVAL-AD5045EBZ | 制造商:AD 制造商全稱:Analog Devices 功能描述:Fully Accurate 12-/14-/16-Bit VOUT DAC SPI Interface 2.7 V to 5.5 V in a TSSOP |
| EVAL-AD5060EB | 制造商:Analog Devices 功能描述:EVAL BD FOR AD506X DAC 14-/16BIT, SERL INPUT - Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。