參數(shù)資料
型號: EDS2532CABH-1A-E
廠商: ELPIDA MEMORY INC
元件分類: DRAM
英文描述: GT 25C 25#12 PIN PLUG
中文描述: 8M X 32 SYNCHRONOUS DRAM, 6 ns, PBGA90
封裝: LEAD FREE, FBGA-90
文件頁數(shù): 30/48頁
文件大小: 578K
代理商: EDS2532CABH-1A-E
EDS2532CABH
Data Sheet E0395E40 (Ver. 4.0)
30
Read command to Write command interval
1. Same bank, same ROW address: When the write command is executed at the same ROW address of the same
bank as the preceding read command, the write command can be performed after an interval of no less than 1
clock. However, DQM must be set High so that the output buffer becomes High-Z before data input.
CLK
Command
DQ (output)
in B2
in B3
READ
WRIT
in B0
in B1
High-Z
DQ (input)
CL=2
CL=3
DQM
BL = 4
Burst write
READ to WRITE Command Interval (1)
CLK
Command
DQ
READ
WRIT
CL=2
CL=3
DQM
2 clock
out
out
out
out
out
in
in
in
in
in
in
in
in
READ to WRITE Command Interval (2)
2. Same bank, different ROW address: When the ROW address changes, consecutive write commands cannot be
executed; it is necessary to separate the two commands with a precharge command and a bank active
command.
3. Different bank: When the bank changes, the write command can be performed after an interval of no less than 1
cycle, provided that the other bank is in the bank active state. However, DQM must be set High so that the
output buffer becomes High-Z before data input.
相關(guān)PDF資料
PDF描述
EDS2532CABH-1AL-E GT 5C 3#4 2#16 PIN PLUG
EDS2532AABH-75 71-580584-09S
EDS2532AABH-75-E GT 3C 3#0 PIN PLUG
EDS2532CABH-75-E GT 3C 3#0 SKT PLUG
EDS2532AABH-75L-E GT 47C 7#12 40#16 SKT PLUG
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EDS2532CABH-1AL-E 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:256M bits SDRAM (8M words x 32 bits)
EDS2532CABH-75-E 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:256M bits SDRAM (8M words x 32 bits)
EDS2532CABH-75L-E 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:256M bits SDRAM (8M words x 32 bits)
EDS2532CABJ 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:256M bits SDRAM
EDS2532CABJ-1A-E 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:256M bits SDRAM