參數(shù)資料
型號: EDS2532CABH-1A-E
廠商: ELPIDA MEMORY INC
元件分類: DRAM
英文描述: GT 25C 25#12 PIN PLUG
中文描述: 8M X 32 SYNCHRONOUS DRAM, 6 ns, PBGA90
封裝: LEAD FREE, FBGA-90
文件頁數(shù): 12/48頁
文件大?。?/td> 578K
代理商: EDS2532CABH-1A-E
EDS2532CABH
Data Sheet E0395E40 (Ver. 4.0)
12
Row address strobe and bank activate [ACT]
This command activates the bank that is selected by BA0, BA1 and determines the row address (A0 to A11). (See
Bank Select Signal Table)
Precharge selected bank [PRE]
This command starts precharge operation for the bank selected by BA0, BA1. (See Bank Select Signal Table)
[Bank Select Signal Table]
BA0
BA1
Bank 0
L
L
Bank 1
H
L
Bank 2
L
H
Bank 3
H
H
Remark: H: VIH. L: VIL.
Precharge all banks [PALL]
This command starts a precharge operation for all banks.
Refresh [REF/SELF]
This command starts the refresh operation. There are two types of refresh operation, the one is auto-refresh, and
the other is self-refresh. For details, refer to the CKE truth table section.
Mode register set [MRS]
The SDRAM has a mode register that defines how it operates. The mode register is specified by the address pins
(A0 to BA0 and BA1) at the mode register set cycle. For details, refer to the mode register configuration. After
power on, the contents of the mode register are undefined, execute the mode register set command to set up the
mode register.
相關(guān)PDF資料
PDF描述
EDS2532CABH-1AL-E GT 5C 3#4 2#16 PIN PLUG
EDS2532AABH-75 71-580584-09S
EDS2532AABH-75-E GT 3C 3#0 PIN PLUG
EDS2532CABH-75-E GT 3C 3#0 SKT PLUG
EDS2532AABH-75L-E GT 47C 7#12 40#16 SKT PLUG
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EDS2532CABH-1AL-E 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:256M bits SDRAM (8M words x 32 bits)
EDS2532CABH-75-E 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:256M bits SDRAM (8M words x 32 bits)
EDS2532CABH-75L-E 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:256M bits SDRAM (8M words x 32 bits)
EDS2532CABJ 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:256M bits SDRAM
EDS2532CABJ-1A-E 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:256M bits SDRAM