- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384280 > EDE5116AJBG (Elpida Memory, Inc.) 512M bits DDR2 SDRAM PDF資料下載
參數(shù)資料
| 型號(hào)： | EDE5116AJBG |
| 廠商： | Elpida Memory, Inc. |
| 英文描述： | 512M bits DDR2 SDRAM |
| 中文描述： | 512M比特DDR2 SDRAM內(nèi)存 |
| 文件頁(yè)數(shù)： | 65/77頁(yè) |
| 文件大?。?/td> | 589K |
| 代理商： | EDE5116AJBG |
EDE5108AJBG, EDE5116AJBG
Preliminary Data Sheet E1044E20 (Ver. 2.0)
65
Refresh Requirements
DDR2 SDRAM requires a refresh of all rows in any rolling 64ms interval. Each refresh is generated in one of two
ways
:
by an explicit automatic refresh command, or by an internally timed event in self-refresh mode. Dividing the
number of device rows into the rolling 64 ms interval defines the average refresh interval, tREFI, which is a guideline
to controllers for distributed refresh timing.
Automatic Refresh Command [REF]
When /CS, /RAS and /CAS are held low and /WE high at the rising edge of the clock, the chip enters the automatic
refresh mode (REF). All banks of the DDR2 SDRAM must be precharged and idle for a minimum of the precharge
time (tRP) before the auto-refresh command (REF) can be applied. An address counter, internal to the device,
supplies the bank address during the refresh cycle. No control of the external address bus is required once this
cycle has started.
When the refresh cycle has completed, all banks of the DDR2 SDRAM will be in the precharged (idle) state. A delay
between the auto-refresh command (REF) and the next activate command or subsequent auto-refresh command
must be greater than or equal to the auto-refresh cycle time (tRFC).
To allow for improved efficiency in scheduling and switching between tasks, some flexibility in the absolute refresh
interval is provided. A maximum of 8 refresh commands can be posted to any given DDR2 SDRAM, meaning that
the maximum absolute interval between any refresh command and the next Refresh command is 9
×
tREFI.
NOP
PRE
CK
/CK
T0
T1
T2
T3
CKE
Command
≥
tRP
VIH
≥
tRFC
≥
tRFC
REF
REF
NOP
Any
Command
Automatic Refresh Command
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| EDE5116AJBG-6E-E | 512M bits DDR2 SDRAM |
| EDE5116AJBG-8E-E | 512M bits DDR2 SDRAM |
| EDE702 | Serial LCD Interface IC |
| EDI8808CB | HIGH SPEED, LOW POWER 64K MONOLITHIC SRAM |
| EDI8F32256C | HIGH SPEED EIGHT MEGABIT SRAM MODULE |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EDE5116AJBG-1J | 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:512M bits DDR2 SDRAM |
| EDE5116AJBG-1J-E | 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:512M bits DDR2 SDRAM |
| EDE5116AJBG-6E-E | 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:512M bits DDR2 SDRAM |
| EDE5116AJBG-6ELI-E | 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:512M bits DDR2 SDRAM WTR (Wide Temperature Range) |
| EDE5116AJBG-8E-E | 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:512M bits DDR2 SDRAM |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。