- 您現(xiàn)在的位置：買賣IC網 > PDF目錄384277 > EDD1216AATA-6B-E (ELPIDA MEMORY INC) 128M bits DDR SDRAM (8M words x 16 bits) PDF資料下載
參數(shù)資料
| 型號： | EDD1216AATA-6B-E |
| 廠商： | ELPIDA MEMORY INC |
| 元件分類： | DRAM |
| 英文描述： | 128M bits DDR SDRAM (8M words x 16 bits) |
| 中文描述： | 8M X 16 DDR DRAM, 0.7 ns, PDSO66 |
| 封裝： | ROHS COMPLIANT, PLASTIC, TSOP2-66 |
| 文件頁數(shù)： | 27/49頁 |
| 文件大?。?/td> | 569K |
| 代理商： | EDD1216AATA-6B-E |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁當前第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁
EDD1216AATA
Data Sheet E0444E40 (Ver. 4.0)
27
Command Intervals
A Read command to the consecutive Read command Interval
Destination row of the
consecutive read command
Bank
address
Row address State
Operation
1. Same
Same
ACTIVE
The consecutive read can be performed after an interval of no less than 1 cycle to
interrupt the preceding read operation.
Precharge the bank to interrupt the preceding read operation. tRP after the
precharge command, issue the ACT command. tRCD after the ACT command, the
consecutive read command can be issued. See ‘A read command to the
consecutive precharge interval’ section.
The consecutive read can be performed after an interval of no less than 1 cycle to
interrupt the preceding read operation.
Precharge the bank without interrupting the preceding read operation. tRP after
the precharge command, issue the ACT command. tRCD after the ACT command,
the consecutive read command can be issued.
2. Same
Different
—
3. Different
Any
ACTIVE
IDLE
out
A0
out
A1
out
B0
out
B1
out
B2
out
B3
CK
/CK
Address
BA
DQ
DQS
Command
t0
t4
t5
t6
t7
t8
t9
t3
Bank0
Active
CL = 2
BL = 4
Bank0
NOP
ACT
NOP
READ
Row
Column A
READ
Column B
Column = A
Read
Column = B
Read
Column = A
Dout
Column = B
Dout
READ to READ Command Interval (same ROW address in the same bank)
相關PDF資料 |
PDF描述 |
|---|---|
| EDD1216AASE-6B-E | ER 3C 3#8 SKT PLUG LINE |
| EDD1216AASE-7A-E | 128M bits DDR SDRAM (8M words x 16 bits) |
| EDD1216AASE | 128M bits DDR SDRAM (8M words x 16 bits) |
| EDD1216AATA | 128M bits DDR SDRAM (8M words x 16 bits) |
| EDD1216AATA-5 | 128M bits DDR SDRAM (8M words x 16 bits, DDR400) |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| EDD1216AATA-7A-E | 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:128M bits DDR SDRAM (8M words x 16 bits) |
| EDD1216AATA-7B-E | 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:128M bits DDR SDRAM (8M words x 16 bits) |
| EDD1216AJBG | 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:128M bits DDR SDRAM |
| EDD1216AJBG-5B-E | 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:128M bits DDR SDRAM |
| EDD1216AJBG-5C-E | 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:128M bits DDR SDRAM |
發(fā)布緊急采購，3分鐘左右您將得到回復。