VDD should not be allowed to " />
參數(shù)資料
型號： DSP56F827FG80E
廠商： Freescale Semiconductor
文件頁數(shù)： 19/60頁
文件大?。?/td> 0K
描述： IC HYBRID CTRLR 16BIT 128-LQFP
標準包裝： 72
系列： 56F8xx
核心處理器： 56800
芯體尺寸： 16-位
速度： 80MHz
連通性： EBI/EMI，SCI，SPI，SSI
外圍設(shè)備： POR，PWM，WDT
輸入/輸出數(shù)： 64
程序存儲器容量： 136KB（68K x 16）
程序存儲器類型： 閃存
RAM 容量： 5K x 16
電壓 - 電源 (Vcc/Vdd)： 2.25 V ~ 2.75 V
數(shù)據(jù)轉(zhuǎn)換器： A/D 10x12b
振蕩器型： 外部
工作溫度： -40°C ~ 85°C
封裝/外殼： 128-LQFP
包裝： 托盤
56F827 Technical Data, Rev. 12
26
Freescale Semiconductor
VDD should not be allowed to rise early (1). This is usually avoided by running the regulator for the VDD
supply (2.5V) from the voltage generated by the 3.3V VDDIO supply, see Figure 3-3. This keeps VDD from
rising faster than VDDIO.
VDD should not rise so late that a large voltage difference is allowed between the two supplies (2).
Typically, this situation is avoided by using external discrete diodes in series between supplies, as shown
in Figure 3-3. The series diodes forward bias when the difference between VDDIO and VDD reaches
approximately 1.4, causing VDD to rise as VDDIO ramps up. When the VDD regulator begins proper
operation, the difference between supplies will typically be 0.8V and conduction through the diode chain
reduces to essentially leakage current. During supply sequencing, the following general relationship
should be adhered to:
VDDIO > VDD > (VDDIO - 1.4V)
In practice, VDDA is typically connected directly to VDDIO with some filtering.
Figure 3-3 Example Circuit to Control Supply Sequencing
3.4 AC Electrical Characteristics
Timing waveforms in Section 3.4 are tested using the VIL and VIHlevels specified in the DC Characteristics
table. In Figure 3-4 the levels of VIH and VIL for an input signal are shown.
Figure 3-4 Input Signal Measurement References
Figure 3-5 shows the definitions of the following signal states:
Active state, when a bus or signal is driven, and enters a low impedance state
Tri-stated, when a bus or signal is placed in a high impedance state
Data Valid state, when a signal level has reached VOL or VOH
Data Invalid state, when a signal level is in transition between VOL and VOH
3.3V
Regulator
2.5V
Regulator
Supply
VDD
VDDIO, VDDA
VIH
VIL
Fall Time
Input Signal
Note: The midpoint is VIL + (VIH – VIL)/2.
Midpoint1
Low
High
Pulse Width
90%
50%
10%
Rise Time
相關(guān)PDF資料
PDF描述
DSPB56362AG120 IC DSP 24BIT AUD 120MHZ 144-LQFP
DSPB56364AF100 IC DSP 24BIT AUD 100MHZ 100-LQFP
DSPB56366AG120 IC DSP 24BIT AUD 120MHZ 144-LQFP
DSPB56367AG150 IC DSP 24BIT 150MHZ 144-LQFP
DSPB56371AF180 IC DSP 24BIT 180MHZ 80-LQFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
DSP56F827FG80E 制造商:Freescale Semiconductor 功能描述:Digital Signal Processor IC DSP Type:Cor
DSP56F827FG80E 制造商:Freescale Semiconductor 功能描述:DSP LQFP128 3.6V
DSP56F827PB 制造商:未知廠家 制造商全稱:未知廠家 功能描述:56F827 16-Bit Hybrid Controller Product Brief
DSP56F827PB/D 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:56F827 16-bit Hybrid Controller
DSP56F8XXBLUM 制造商:未知廠家 制造商全稱:未知廠家 功能描述:56F8xx Serial Bootloader User Manual
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*