- 您現在的位置：買賣IC網 > PDF目錄9753 > DS21448LN+ (Maxim Integrated Products)IC LIU QUAD E1/T1/J1 128-LQFP PDF資料下載
參數資料
| 型號： | DS21448LN+ |
| 廠商： | Maxim Integrated Products |
| 文件頁數： | 60/60頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC LIU QUAD E1/T1/J1 128-LQFP |
| 產品培訓模塊： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 標準包裝： | 72 |
| 類型： | 線路接口裝置（LIU） |
| 驅動器/接收器數： | 4/4 |
| 規(guī)程： | T1/E1/J1 |
| 電源電壓： | 3.135 V ~ 3.465 V |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 128-LQFP |
| 供應商設備封裝： | 128-LQFP（14x20） |
| 包裝： | 管件 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁當前第60頁
DS21448 3.3V T1/E1/J1 Quad Line Interface
9 of 60
Table 2-C. Parallel Interface Mode Pin Description
PIN
I/O
FUNCTION
RD (DS)
I
Read Input (Data Strobe).
RD and DS are active-low signals. DS is active low when in
nonmultiplexed, Motorola mode. See the bus timing diagrams in Section 10.
WR (R/W)
I
Write Input (Read/Write).
WR is an active-low signal. See the bus timing diagrams in Section 10.
ALE (AS)
I
Address Latch Enable (Address Strobe). When using multiplexed bus mode (BIS0 = 0), this pin
serves to demultiplex the bus on a positive-going edge. In nonmultiplexed bus mode (BIS0 = 1),
ALE should be wired low.
A4–A0
I
Address Bus. In nonmultiplexed bus operation (BIS0 = 1), these pins serve as the address bus.
In multiplexed bus operation (BIS0 = 0), these pins are not used and should be wired low.
D7/AD7–D0/AD0
I/O
Data Bus/Address/Data Bus. In nonmultiplexed bus operation (BIS0 = 1), these pins serve as the
data bus. In multiplexed bus operation (BIS0 = 0), these pins serve as an 8-bit multiplexed
address/data bus.
INT
O
Interrupt (
INT). The interrupt flags the host controller during conditions and change of conditions
defined in the status register. It is an active-low, open-drain output.
TXDIS/TEST
I
Tri-State Control, Multifunctional. Set this pin high, with all
CS1–CS4 inputs inactive, to tri-state
TTIP1–TTIP4 and TRING1–TRING4. Set this pin high with any of the
CS1–CS4 inputs active to
tri-state all outputs and I/O pins (including the parallel control port). Set low for normal operation.
HRST
I
Hardware Reset. Bringing
HRST low resets the DS21448, setting all control bits to the all-zeros
default state.
MCLK
I
Master Clock. A 2.048MHz (±50ppm) clock source with TTL levels is applied at this pin. This
clock is used internally for both clock/data recovery and for jitter attenuation. Use of a T1
1.544MHz clock source is optional (Note 1).
BIS0/BIS1
I
Bus Interface Select Bit 0 and 1. Used to select bus interface option. See Table 2-A for details.
PBTS
I
Parallel Bus Type Select. When using the parallel port, set PBTS high to select Motorola bus
timing; set low to select Intel bus timing. This pin controls the function of the
RD (DS), ALE (AS),
and
WR (R/W) pins.
Chip Select 1. Must be low to read or write to channel 1 of the device.
CS1 is an active-low
signal.
Chip Select 2. Must be low to read or write to channel 2 of the device.
CS2 is an active-low
signal.
Chip Select 3. Must be low to read or write to channel 3 of the device.
CS3 is an active-low
signal.
CS1–CS4
I
Chip Select 4. Must be low to read or write to channel 4 of the device.
CS4 is an active-low
signal.
PBEO1–PBEO4
O
PRBS Bit-Error Output. The receiver constantly searches for a 2
15 - 1 (E1) or a QRSS (T1)
PRBS, depending on the ETS bit setting (CCR1.7). It remains high if it is out of synchronization
with the PRBS pattern. It goes low when synchronized to the PRBS pattern. Any errors in the
received pattern after synchronization cause a positive-going pulse (with same period as E1 or
T1 clock) synchronous with RCLK. PRBS bit errors can also be reported to the ECR1 and ECR2
registers by setting CCR6.2 to logic 1.
RCL1/LOTC1–
RCL4/LOTC4
O
Receive Carrier Loss/Loss-of-Transmit Clock. An output that toggles high during a receive carrier
loss (CCR2.7 = 0) or toggles high if the TCLK pin has not been toggled for 5
s ± 2s (CCR2.7 =
1). CCR2.7 defaults to logic 0 when in hardware mode.
RTIP1–RTIP4
I
RRING1–RRING4
I
Receive Tip and Ring. Analog inputs for clock recovery circuitry. These pins connect through a
1:1 transformer to the line. See Section 7 for details.
BPCLK1–BPCLK4
O
Backplane Clock. A 16.384MHz, 8.192MHz, 4.096MHz, or 2.048MHz clock output that is
referenced to RCLK selectable through CCR5.7 and CCR5.6.
TTIP1–TTIP4
O
TRING1–TRING4
O
Transmit Tip and Ring. Analog line-driver outputs. These pins connect through a step-up
transformer to the line. See Section 7 for details.
RPOS1–RPOS4
O
Receive Positive Data. These bits are updated on the rising edge (CCR2.0 = 0) or the falling
edge (CCR2.0 = 1) of RCLK with bipolar data out of the line interface. Set NRZE (CCR1.6) to 1
for NRZ applications. In NRZ mode, data is output on RPOS, and a received error (BPV, CV, or
EXZ) causes a positive-going pulse synchronous with RCLK at RNEG.
RNEG1–RNEG4
O
Receive Negative Data. Updated on the rising edge (CCR2.0 = 0) or the falling edge (CCR2.0 =
1) of RCLK with the bipolar data out of the line interface. Set NRZE (CCR1.6) to 1 for NRZ
applications. In NRZ mode, data is output on RPOS, and a received error (BPV, CV, or EXZ)
causes a positive-going pulse synchronous with RCLK at RNEG.
相關PDF資料 |
PDF描述 |
|---|---|
| NB7VPQ16MMNHTBG | IC CML DVR PRE-EMPH 1CH 16-QFN |
| MAX1112CPP+ | IC ADC 8BIT LP 20-DIP |
| MS27474T22B21SC | CONN RCPT 21POS JAM NUT W/SCKT |
| MAX1110EPP+ | IC ADC 8BIT LP 20-DIP |
| MS27468T23A35SB | CONN RCPT 100POS JAM NUT W/SCKT |
相關代理商/技術參數 |
參數描述 |
|---|---|
| DS21448LN+ | 功能描述:網絡控制器與處理器 IC 3.3V E1/T1/J1 Quad Interface RoHS:否 制造商:Micrel 產品:Controller Area Network (CAN) 收發(fā)器數量: 數據速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| DS21448-LW | 功能描述:網絡控制器與處理器 IC 3.3V E1/T1/J1 Quad Interface RoHS:否 制造商:Micrel 產品:Controller Area Network (CAN) 收發(fā)器數量: 數據速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| DS21448N | 功能描述:網絡控制器與處理器 IC 3.3V E1/T1/J1 Quad Interface RoHS:否 制造商:Micrel 產品:Controller Area Network (CAN) 收發(fā)器數量: 數據速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| DS2145 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Telecommunication IC |
| DS21455 | 功能描述:網絡控制器與處理器 IC Quad E1-T1-J1 Transceiver RoHS:否 制造商:Micrel 產品:Controller Area Network (CAN) 收發(fā)器數量: 數據速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
發(fā)布緊急采購，3分鐘左右您將得到回復。