參數(shù)資料
型號: DS1865T+T&R
廠商: Maxim Integrated Products
文件頁數(shù): 4/67頁
文件大?。?/td> 0K
描述: IC PON CONTROL TRI 28-TQFN
產(chǎn)品培訓(xùn)模塊: Lead (SnPb) Finish for COTS
Obsolescence Mitigation Program
標準包裝: 2,500
系列: *
類型: *
應(yīng)用: *
安裝類型: 表面貼裝
封裝/外殼: 28-WFQFN 裸露焊盤
供應(yīng)商設(shè)備封裝: 28-TQFN-EP(5x5)
包裝: 帶卷 (TR)
DS1865
PON Triplexer Control and
Monitoring Circuit
12
____________________________________________________________________
bias update comparison was above the APC set point,
and checks LTXP to see if the last bias update compari-
son was below the APC set point. Depending on the
results of the comparison, the corresponding alarms
and warnings (TXP-HI, TXP-LO) are asserted or
deasserted.
The DS1865 has a programmable comparator sample
time based on an internally generated clock to facilitate a
wide variety of external filtering options suitable
for burst-mode transmitter data rates between 155Mbps
and 1250Mbps. The rising edge of the burst enable
(BEN) triggers the sample to occur, and the Update Rate
register (Table 02h, Register 88h) determines the sam-
pling time. The first sample occurs tFIRST after the rising
edge of BEN. The internal clock is asynchronous to BEN,
causing a ±50ns uncertainty regarding when the first
sample will occur following BEN. After the first sample
occurs, subsequent samples occur on a regular interval,
tREP. Table 2 shows the sample rate options available.
1
2
3
4
5
6
7
8
9
10
11
12
13
tINIT
VPOA
BINARY SEARCH
APC
INTEGRATOR
ON
tSEARCH
VMOD
IBIAS
VCC
BIAS
SAMPLE
ISTEP
4x ISTEP
3x ISTEP
2x ISTEP
Figure 1. Power-Up Timing
TX-D
IBIAS
VMOD
tOFF
tON
tOFF
Figure 2. TX-D Timing (Normal Operating Conditions)
Table 2. Update Rate Timing
SR3–SR0
MINIMUM TIME
FROM BEN TO
FIRST SAMPLE
(tFIRST) ±50ns
REPEATED
SAMPLE PERIOD
FOLLOWING FIRST
SAMPLE (tREP)
0000b
350ns
800ns
0001b
550ns
1200ns
0010b
750ns
1600ns
0011b
950ns
2000ns
0100b
1350ns
2800ns
0101b
1550ns
3200ns
0110b
1750ns
3600ns
0111b
2150ns
4400ns
1000b
2950ns
6000ns
1001b*
3150ns
6400ns
*
All codes greater than 1001b (1010b–1111b) use the maximum
sample time of code 1001b.
相關(guān)PDF資料
PDF描述
TLE8264E IC SYSTEM BASIS CHIP DSO-36
MAX4507CWN+T IC SIGNAL LINE PROTECTOR 18-SOIC
TLE8263-2E IC SYSTEM BASIS CHIP DSO-36
TLE8263E IC SYSTEM BASIS CHIP DSO-36
TLE8262E IC SYSTEM BASIS CHIP DSO-36
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
DS1866 功能描述:數(shù)字電位計 IC RoHS:否 制造商:Maxim Integrated 電阻:200 Ohms 溫度系數(shù):35 PPM / C 容差:25 % POT 數(shù)量:Dual 每 POT 分接頭:256 弧刷存儲器:Volatile 緩沖刷: 數(shù)字接口:Serial (3-Wire, SPI) 描述/功能:Dual Volatile Low Voltage Linear Taper Digital Potentiometer 工作電源電壓:1.7 V to 5.5 V 電源電流:27 uA 最大工作溫度:+ 125 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TQFN-16 封裝:Reel
DS1866+ 功能描述:數(shù)字電位計 IC Log Trimmer RoHS:否 制造商:Maxim Integrated 電阻:200 Ohms 溫度系數(shù):35 PPM / C 容差:25 % POT 數(shù)量:Dual 每 POT 分接頭:256 弧刷存儲器:Volatile 緩沖刷: 數(shù)字接口:Serial (3-Wire, SPI) 描述/功能:Dual Volatile Low Voltage Linear Taper Digital Potentiometer 工作電源電壓:1.7 V to 5.5 V 電源電流:27 uA 最大工作溫度:+ 125 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TQFN-16 封裝:Reel
DS1866N 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Interface IC
DS1866S 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Interface IC
DS1866SN 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Interface IC