- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄376822 > DNC5X3125 (Lineage Power) Gigabit Ethernet Transceiver Macrocell(千兆位以太網(wǎng)收發(fā)器宏單元) PDF資料下載
參數(shù)資料
| 型號(hào)： | DNC5X3125 |
| 廠商： | Lineage Power |
| 英文描述： | Gigabit Ethernet Transceiver Macrocell(千兆位以太網(wǎng)收發(fā)器宏單元) |
| 中文描述： | 千兆以太網(wǎng)收發(fā)器宏單元（千兆位以太網(wǎng)收發(fā)器宏單元） |
| 文件頁(yè)數(shù)： | 5/18頁(yè) |
| 文件大?。?/td> | 260K |
| 代理商： | DNC5X3125 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)當(dāng)前第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)
5
Lucent Technologies Inc.
Advance Data Sheet
March 2000
DNC5X3125
Gigabit Ethernet Transceiver Macrocell
Functional Description
(continued)
Powerup Sequence
An appropriate powerup reset (PUR) standard cell must be placed in the ASIC to hold the transceiver in reset until
full power is supplied to the macrocell. REFCLK must be active at the time the PUR output goes low and must stay
active while powered up, unless in Reset.
When PUR and signals RESET, BYPPLL, and LPWR are all low, the following start-up sequence occurs:
1. 0 μs—32 μs, the analog PLL is held at minimum frequency to allow dc bias to settle.
2. 32 μs—262 μs, the analog PLL has locked in and receiver analog circuits start to lock in.
3. 262 μs—326 μs, the receiver analog circuits are locked; receiver starts to lock onto incoming data.
4. After 358 μs, receiver is locked onto incoming data and can be viewed at the parallel output ports. The comma
detect circuit is enabled at this point allowing byte alignment if ENCDET = 1.
If LCKREFN goes low after the 358 μs, the receiver will sit idle. When LCKREFN goes high, the receiver will be
locked onto data after 2 μs.
Macrocell Reset
The RESET input to the macrocell is an active-high. When activated with a pulse duration of 1 μs, the RESET sig-
nal globally resets the macrocell and the following is performed:
1. The single analog PLL is forced to operate at the minimum frequency possible for its VCO. The PLL will not be
locked in this condition.
2. The high-speed serial output HDOUTP is forced to a PECL logic 0, HDOUTN to logic 1.
3. The deserializer clocks are reset, input data at HDINP HDINN is ignored and the RX[9:0] signals remain in their
previous state.
4. The phase interpolation/selection circuits are deactivated and the selected phase is reset.
5. The receiver digital low-pass filter in the DPLL is reset. Normally, a reset is not necessary for correct operation,
although a reset can aid rapid lock-in of the internal PLL circuitry.
Sleep Mode
The DNC5X3125 has a sleep mode that is activated by enabling LPWR. In this mode, a divided-down version of
the REFCLK is used to refresh the dynamic circuits within the transceiver. The PLL is powered down in this mode
also. LCKREFN can also be activated to reduce the power even further. Note that complete power down for IDDQ
testing is not supported due to the dynamic logic used in the high-speed sections of the transceiver. The lock-in
sequence timing is needed when coming out of sleep mode.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DNCM00 | 10 Mbit/s Ethernet MAC ASIC Macrocell(10 M位/秒以太網(wǎng)MAC ASIC宏單元) |
| DNCX01 | ASIC |
| DNCX04 | Telecommunication IC |
| DNCX06 | ASIC |
| DO-201AD | DO-201AD (FS PKG Code P3) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DNC6150/M | 制造商:Distributed By MCM 功能描述:DENON OWNERS MANUAL |
| DNC615O/M | 制造商:Denon 功能描述:OWNER'S MANUAL DENON |
| DNC615S/M | 制造商:Denon Electronics 功能描述:SERVICE MANUAL DNC615 |
| DNC630O/M | 制造商:Denon 功能描述:OWNER'S MANUALDN-C630 |
| DNC630S/M | 制造商:Denon 功能描述:SERVICE MANUALDN-C630 |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。