- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄376822 > DNC5X3125 (Lineage Power) Gigabit Ethernet Transceiver Macrocell(千兆位以太網(wǎng)收發(fā)器宏單元) PDF資料下載
參數(shù)資料
| 型號(hào)： | DNC5X3125 |
| 廠商： | Lineage Power |
| 英文描述： | Gigabit Ethernet Transceiver Macrocell(千兆位以太網(wǎng)收發(fā)器宏單元) |
| 中文描述： | 千兆以太網(wǎng)收發(fā)器宏單元（千兆位以太網(wǎng)收發(fā)器宏單元） |
| 文件頁(yè)數(shù)： | 14/18頁(yè) |
| 文件大?。?/td> | 260K |
| 代理商： | DNC5X3125 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)當(dāng)前第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)
14
Lucent Technologies Inc.
DNC5X3125
Gigabit Ethernet Transceiver Macrocell
Advance Data Sheet
March 2000
Application Information
Figure 7. Reference Clock Connections with Single-Ended Source
* External resistor connected between OLREF and OLRVS
.
See Table 16 for external resistor value required for differential output swing.
Damping resistor, maximum = 10
.
Figure 8. Typical Termination for a Single-Channel, High-Speed Serial
Transmit-and-Receive Port in a 50
Backplane Application
CLOCK
SOURCE
REFCLK
REFCLKN
BIAS
BIAS
DNC5X3125
INTERNAL
CLOCK
5-8010(F)(F
HDINP
HDINN
HDOUTP
HDOUTN
0.01
μ
F
10
50
50
100
0.01
μ
F
TRANSMIT
DNC5X3125
RECEIVE
DNC5X3125
RXCLK1
RXCLK0
RX[9:0]
OLREF
OLRVS
TXA[9:0]
TBC
10
0.1
μ
F
*
Z
O
= 50
Z
O
= 50
5-8811(F).c
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DNCM00 | 10 Mbit/s Ethernet MAC ASIC Macrocell(10 M位/秒以太網(wǎng)MAC ASIC宏單元) |
| DNCX01 | ASIC |
| DNCX04 | Telecommunication IC |
| DNCX06 | ASIC |
| DO-201AD | DO-201AD (FS PKG Code P3) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DNC6150/M | 制造商:Distributed By MCM 功能描述:DENON OWNERS MANUAL |
| DNC615O/M | 制造商:Denon 功能描述:OWNER'S MANUAL DENON |
| DNC615S/M | 制造商:Denon Electronics 功能描述:SERVICE MANUAL DNC615 |
| DNC630O/M | 制造商:Denon 功能描述:OWNER'S MANUALDN-C630 |
| DNC630S/M | 制造商:Denon 功能描述:SERVICE MANUALDN-C630 |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。