參數(shù)資料
型號(hào): DNC5X3125
廠商: Lineage Power
英文描述: Gigabit Ethernet Transceiver Macrocell(千兆位以太網(wǎng)收發(fā)器宏單元)
中文描述: 千兆以太網(wǎng)收發(fā)器宏單元(千兆位以太網(wǎng)收發(fā)器宏單元)
文件頁數(shù): 17/18頁
文件大?。?/td> 260K
代理商: DNC5X3125
17
Lucent Technologies Inc.
Advance Data Sheet
March 2000
DNC5X3125
Gigabit Ethernet Transceiver Macrocell
Test Modes
(continued)
Table 17. Test Modes
(continued)
Global
Local Test Configuration
Global
Operation
BYPPLL
0
Test1
0
Test2
0
Test3
1
Test4
0
Test5
Output
Transmitter is held in reset. BYPPLL
overrides this reset. Analog PLL feed-
back signal viewed at TEST5.
Transmitter and receiver are held in
reset. RX[9:0] output is from digital fil-
ter, not the serial data.
Transmitter and receiver are held in
reset. RX[9:0] output is from digital fil-
ter, not the serial data. Analog PLL
feedback signal viewed at TEST5.
Analog PLL is bypassed for low speed
functional test. A low speed clock is
input to TEST4, and a quadrature clock
is applied to TEST5. Frequency of
clocks is 5 x REFCLK, but here REF-
CLK is lowered to about 1 MHz.
Analog PLL is bypassed for low speed
functional test. A low speed clock is
input to TEST4, and a quadrature clock
is applied to TEST5. Frequency of
clocks is 5 x REFCLK, but here REF-
CLK is lowered to about 1 MHz.
RX[9:0] output is from digital filter, not
the serial data.
0
0
0
0
1
X
0
0
0
0
0
Output
1
X
X
1
C-0
C-90
1
X
X
0
C-0
C-90
相關(guān)PDF資料
PDF描述
DNCM00 10 Mbit/s Ethernet MAC ASIC Macrocell(10 M位/秒以太網(wǎng)MAC ASIC宏單元)
DNCX01 ASIC
DNCX04 Telecommunication IC
DNCX06 ASIC
DO-201AD DO-201AD (FS PKG Code P3)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
DNC6150/M 制造商:Distributed By MCM 功能描述:DENON OWNERS MANUAL
DNC615O/M 制造商:Denon 功能描述:OWNER'S MANUAL DENON
DNC615S/M 制造商:Denon Electronics 功能描述:SERVICE MANUAL DNC615
DNC630O/M 制造商:Denon 功能描述:OWNER'S MANUALDN-C630
DNC630S/M 制造商:Denon 功能描述:SERVICE MANUALDN-C630