- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄376803 > DM9161E (Electronic Theatre Controls, Inc.) 10/100 Mbps FAST ETHERNET PHYSICAL LAYER SINGLE CHIP TRANSCEIVER PDF資料下載
參數(shù)資料
| 型號： | DM9161E |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | 10/100 Mbps FAST ETHERNET PHYSICAL LAYER SINGLE CHIP TRANSCEIVER |
| 中文描述： | 10/100 Mbps快速以太網(wǎng)物理層單芯片收發(fā)器 |
| 文件頁數(shù)： | 31/47頁 |
| 文件大?。?/td> | 561K |
| 代理商： | DM9161E |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁當(dāng)前第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁
DM9161
10/100 Mbps Fast Ethernet Physical Layer Single Chip Transceiver
Final 31
Version: DM9161-DS-F02
May 10,2002
When this bit is set, the link status change will not generate the
interrupt
Master Interrupt Mask
When this bit is set, no interrupts will be generated under any
condition
Reserved
Duplex Status Change Interrupt
“1” indicates a change of duplex since last register read. A read of
this register will clear this bit
Speed Status Change Interrupt
“1” indicates a change of speed since last register read. A read of
this register will clear this bit
Link Status Change Interrupt
“1” indicates a change of link since last register read. A read of this
register will clear this bit
Reserved
Interrupt Status
The status of MDINTR#. “1” indicates that the interrupt mask is off
that one or more of the change bits are set. A read of this register will
clear this bit
21.8
INTR mask
1, RW
21.7-21.5
21.4
Reserved
FDX change
0, RO
0,RO/LH
21.3
SPD change
0, RO/LH
21.2
LINK change
0, RO/LH
21.1
21.0
Reserved
INTR status
0, RO
0, RO/LH
8.12 DAVICOM Specified Receive Error Counter Register (RECR) – 22
Bit
Bit Name
Rcv_ Err_ Cnt
Default
0, RO
Description
22.15-0
Receive Error Counter
Receive error counter that increments upon detection of REER
8.13 DAVICOM Specified Disconnect Counter Register (DISCR) – 23
Bit
Bit Name
Reserved
Default
0, RO
Description
23.15-
23.8
23.7-23.0
Reserved
Disconnect
Counter
0, RO
Disconnect Counter that increments upon detection of
disconnection
8.14 DAVICOM Hardware Reset Latch State Register (RLSR) – 24
Bit
13
12
11
10
9
8
7
6
5
4
Bit Name
LH_LEDST
LH_CSTS
LH_RMII
LH_SCRAM
LH_REPTR
LH_TSTMOD
LH_OP2
LH_OP1
LH_OP0
LH_PH4
Default
0
0
0
1
0
0
1
1
1
0
Description
TXCLK pin reset latch value
CABLESTS pin reset latch value
COL pin reset latch value
RXCLK pin reset latch value
RXDV pin reset latch value
RXER pin reset latch value
LINKLED pin reset latch value
SPOLED pin reset latch value
FDXLED pin reset latch value
CRS pin reset latch value
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DM9301 | 100Mbps Ethernet Fiber/Twisted Pair Single Chip Media Converter |
| DM9301F | 100Mbps Ethernet Fiber/Twisted Pair Single Chip Media Converter |
| DM9324 | 5-Bit Comparator |
| DM9324N | 5-Bit Comparator |
| DM9328 | Dual 8-Bit Shift Register |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DM9161EP | 制造商:DAVICOM 功能描述:IC TRX 10/100MBPS ENET PHY48LQFP 制造商:DAVICOM 功能描述:IC, TRX, 10/100MBPS, ENET PHY,48LQFP 制造商:DAVICOM 功能描述:CONTROLLER, ETHERNET, 100MBPS, LQFP-48; Data Rate:100Mbps; Ethernet Type:IEEE 802.3u; Supply Voltage Max:3.3V; Digital IC Case Style:LQFP; No. of Pins:48; IC Interface Type:MII, RMII; Package / Case:48-LQFP ;RoHS Compliant: Yes |
| DM9161電路圖-1 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:DM9161電路圖-1 |
| DM9162 | 制造商:DAVICOM 制造商全稱:DAVICOM 功能描述:10/100 Mbps Fast Ethernet Physical Layer Single Chip Transceiver |
| DM9162EP | 制造商:DAVICOM 制造商全稱:DAVICOM 功能描述:10/100 Mbps Fast Ethernet Physical Layer Single Chip Transceiver |
| DM9162NP | 制造商:DAVICOM 制造商全稱:DAVICOM 功能描述:10/100 Mbps Fast Ethernet Physical Layer Single Chip Transceiver |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。