- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄376802 > DM9102DE (Electronic Theatre Controls, Inc.) SINGLE CHIP FAST ETHEMET NIC CONTROLLER PDF資料下載
參數(shù)資料
| 型號： | DM9102DE |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | SINGLE CHIP FAST ETHEMET NIC CONTROLLER |
| 中文描述： | 單晶片快速以太網(wǎng)NIC控制器 |
| 文件頁數(shù)： | 47/70頁 |
| 文件大?。?/td> | 2245K |
| 代理商： | DM9102DE |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁當(dāng)前第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁
Preliminary datasheet
Version: DM9102D-DS-P02
Jan. 14, 2005
47
7.2 Initialization Procedure
After hardware or software reset, transmit and receive
processes are placed in the state of STOP. The DM9102D
can accept the host commands to start operation. The
general procedure for initialization is described below:
(1) Read/write suitable values for the PCI configuration
registers.
(2) Write CR3 and CR4 to provide the starting address of
each descriptor list.
(3) Write CR0 to set global host bus operation parameters.
(4) Write CR7 to mask causes of unnecessary interrupt.
(5) Write CR6 to set global parameters and start both
receive and transmit processes. Receive and transmit
processes will enter the running state and attempt to acquire
descriptors from the respective descriptor lists.
(6) Wait for any interrupt.
7.2.1 Data Buffer Processing Algorithm
The data buffer process algorithm is based on the
cooperation of the host and the DM9102D. The host sets
CR3 (receive descriptor base address) and CR4 (transmit
descriptor base address) for the descriptor list initialization.
The DM9102D will start the data buffer transfer after the
descriptor polling and get the ownership. For detailed
processing procedure, please see below.
7.2.2 Receive Data Buffer Processing
Refer to Figure 7-2. The DM9102D always attempts to
acquire an extra descriptor in anticipation of the incoming
frames. Any incoming frame size covers a few buffer
regions and descriptors. The following conditions satisfy the
descriptor acquisition attempt:
When start/stop receive sets immediately after being placed
in the running state.
When the DM9102D begins writing frame data to a data
buffer pointed to by the current descriptor and the buffer
ends before the frame ends.
When the DM9102D completes the reception of a frame
and the current receiving descriptor is closed.
When receive process is suspended due to no free buffer
for the DM9102D and a new frame is received.
When receive polling demand is issued. After acquiring the
free descriptor, the DM9102D processes the incoming
frame and places it in the acquired descriptor's data buffer.
When the whole received frame data has been transferred,
the DM9102D will write the status information to the last
descriptor. The same process will repeat until it encounters a
descriptor flagged as being owned by the host. If this occurs,
receive process enters the suspended state and waits the
host to service
Receive Buffer Management State Transition
Figure 7-2
FIFO Threshold
Reached
Stop
State
Descriptor
Access
Data
Transfer
Write
Status
Suspended
Start Receive Command or
Receive Poll Command
Buffer Available
( OWN bit = 1 )
Frame Fully
Received
Buffer not
RecUnavailabl
New Frame Coming or
Receive Poll Command
Stop Receive Command or Reset Command
Buffer Full
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DM9102 | Single Chip Fast Ethernet NIC controller |
| DM9102A | Single Chip Fast Ethernet NIC controller |
| DM9102AF | Single Chip Fast Ethernet NIC controller |
| DM9102AT | Single Chip Fast Ethernet NIC controller |
| DM9108APPLICATIONENGINEERINGNOTESONE | DM9108 Application Engineering notes one |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DM9102DEP | 制造商:DAVICOM 功能描述:IC ENET CNTRL 10/100M PHY 1 制造商:DAVICOM 功能描述:IC ENET CNTRL 10/100M PHY 128LQFP 制造商:DAVICOM 功能描述:IC, ENET CNTRL, 10/100M PHY, 128LQFP 制造商:DAVICOM 功能描述:IC, ENET CNTRL, 10/100M PHY, 128LQFP; Data Rate:100Mbps; Ethernet Type:IEEE 802.3u; Supply Voltage Min:2.375V; Supply Voltage Max:2.625V; Digital IC Case Style:LQFP; No. of Pins:128; Interface Type:PCI; Operating Temperature Min:0C;;RoHS Compliant: Yes |
| DM9102H | 制造商:DAVICOM 制造商全稱:DAVICOM 功能描述:Single Chip Fast Ethernet NIC Controller |
| DM9102HEP | 制造商:DAVICOM 制造商全稱:DAVICOM 功能描述:Single Chip Fast Ethernet NIC Controller |
| DM9103 | 制造商:DAVICOM 制造商全稱:DAVICOM 功能描述:10/100 Mbps 3-port Ethernet Switch Controller with PCI Interface |
| DM9103EP | 制造商:DAVICOM 制造商全稱:DAVICOM 功能描述:Three Port Ethernet Switch Controller with PCI Interface |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。