參數(shù)資料
型號: DM300023
廠商: Microchip Technology
文件頁數(shù): 50/285頁
文件大小: 0K
描述: KIT DEMO DSPICDEM SMPS BUCK
特色產(chǎn)品: SMPS & Digital Power Conversion Solutions
標(biāo)準(zhǔn)包裝: 1
系列: dsPIC™
主要目的: DC/DC,步降
輸出及類型: 2,非隔離
輸入電壓: 7 ~ 15 V
穩(wěn)壓器拓?fù)浣Y(jié)構(gòu): 降壓
板類型: 完全填充
已供物品: 板,軟件
已用 IC / 零件: dsPIC30F2020
產(chǎn)品目錄頁面: 659 (CN2011-ZH PDF)
相關(guān)產(chǎn)品: DSPIC30F2020-30I/MMB32-ND - IC DSPIC MCU/DSP 12K 28QFN
DSPIC30F2020T-30I/SODKR-ND - IC DSPIC MCU/DSP 12K 28SOIC
DSPIC30F2020T-30I/SOCT-ND - IC DSPIC MCU/DSP 12K 28SOIC
DSPIC30F2020-20E/MM-ND - IC DSPIC MCU/DSP 12K 28QFN
DSPIC30F1010-30I/SP-ND - IC DSPIC MCU/DSP 6K 28DIP
DSPIC30F1010-30I/SO-ND - IC DSPIC MCU/DSP 6K 28SOIC
DSPIC30F1010-30I/MM-ND - IC DSPIC MCU/DSP 6K 28QFN
DSPIC30F1010-20E/SP-ND - IC DSPIC MCU/DSP 6K 28DIP
DSPIC30F1010-20E/SO-ND - IC DSPIC MCU/DSP 6K 28SOIC
DSPIC30F2020-20E/SO-ND - IC DSPIC MCU/DSP 12K 28SOIC
更多...
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁當(dāng)前第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁第201頁第202頁第203頁第204頁第205頁第206頁第207頁第208頁第209頁第210頁第211頁第212頁第213頁第214頁第215頁第216頁第217頁第218頁第219頁第220頁第221頁第222頁第223頁第224頁第225頁第226頁第227頁第228頁第229頁第230頁第231頁第232頁第233頁第234頁第235頁第236頁第237頁第238頁第239頁第240頁第241頁第242頁第243頁第244頁第245頁第246頁第247頁第248頁第249頁第250頁第251頁第252頁第253頁第254頁第255頁第256頁第257頁第258頁第259頁第260頁第261頁第262頁第263頁第264頁第265頁第266頁第267頁第268頁第269頁第270頁第271頁第272頁第273頁第274頁第275頁第276頁第277頁第278頁第279頁第280頁第281頁第282頁第283頁第284頁第285頁
2006 Microchip Technology Inc.
Preliminary
DS70178C-page 141
dsPIC30F1010/202X
12.36 EXTERNAL SYNCHRONIZATION
FEATURES
In large power conversion systems, it is often desir-
able to be able to synchronize multiple power control-
lers to ensure that “beat frequencies” are not
generated within the system, or as a means to ensure
“quiet” periods during which current and voltage mea-
surements can be made.
dsPIC30F202X devices (excluding 28-pin packages)
have input and/or output pins that provide the capabil-
ity to either synchronize the SMPS dsPIC DSC device
with an external device or have external devices syn-
chronized to the SMPS dsPIC DSC. These synchro-
nizing features are enabled via the SYNCIEN and
SYNCOEN bits in the PTCON control register in the
PWM module.
The SYNCPOL bit in the PTCON register selects
whether the rising edge or the falling edge of the
SYNCI signal is the active edge. The SYNCPOL bit in
the PTCON register also selects whether the SYNCO
output pulse is low active or high active.
The SYNCSRC<2:0> bits in the PTCON register
specify the source for the SYNCI signal.
If the SYNCI feature is enabled, the primary time base
counter is reset when an active SYNCI edge is
detected. If the SYNCO feature is enabled, an output
pulse is generated when the primary time base
counter rolls over at the end of a PWM cycle.
The recommended SYNCI pulse width should be more
than 100 nsec. The expected SYNCO output pulse
width will be approximately 100 nsec.
When using the SYNCI feature, it is recommended
that the user program the period register with a period
value that is slightly longer than the expected period of
the external synchronization input signal. This pro-
vides protection in case the SYNCI signal is not
received due to noise or external component failure.
With a reasonable period value programmed into the
PTPER register, the local power conversion process
should remain operational even if the global
synchronization signal is not received.
12.37 CPU LOAD STAGGERING
The SMPS dsPIC DSC has the ability to stagger the
individual trigger comparison operations. This feature
helps to level the processor’s workload to minimize
situations where the processor is overloaded.
Assume a situation where there are four PWM chan-
nels controlling four independent voltage outputs.
Assume further that each PWM generator is operating
at 1000 kHz (1 sec period) and each control loop is
operating at 125 kHz (8 sec).
The TRGDIV<2:0> bits in each TRGCONx register will
be set to ‘111’, which selects that every 8th trigger
comparison match will generate a trigger signal to the
ADC to capture data and begin a conversion process.
If the stagger-in-time feature did not exist, all of the
requests from all of the PWM trigger registers might
occur at the same time. If this “pile-up” were to hap-
pen, some data sample might become stale (outdated)
by the time the data for all four channels can be
processed.
With the stagger-in-time feature, the trigger signals are
spaced out over time (during succeeding PWM peri-
ods) so that all of the data is processed in an orderly
manner.
The ROLL counter is a counter connected to the pri-
mary time base counter. The ROLL counter is incre-
mented each time the primary time base counter
reaches terminal count (period rollover).
The stagger-in-time feature is controlled by the
TRGSTRT<5:0> bits in the TRGCONx registers. The
TRGSTRT<5:0> bits specify the count value of the
ROLL counter that must be matched before an individ-
ual trigger comparison module in each of the PWM
generators can begin to count the trigger comparison
events as specified by the TRGDIV<2:0> bits in the
PWMCONx registers.
So, in our example with the four PWM generators, the
first PWM’s TRGSTRT<5:0> bits would be ‘000’, the
second PWM’s TRGSTRT bits would be set to ‘010’,
the third PWM’s TRGSTRT bits would be set to ‘100’
and the fourth PWM’s TRGSTRT bits would be set to
‘110’. Therefore, over a total of eight PWM cycles, the
four separate control loops could be run each with
their own 2-sec time period.
12.38 EXTERNAL TRIGGER BLANKING
Using the LEB<9:3> bits in the LEBCONx registers,
the PWM module has the capability to blank (ignore)
the external current and Fault inputs for a period of 0
to 1024 nsec. This feature is useful if power transistor
turn-on induced transients make current sensing
difficult at the start of a PWM cycle.
相關(guān)PDF資料
PDF描述
345-062-524-204 CARDEDGE 62POS DUAL .100 GREEN
GBM11DRTI-S13 CONN EDGECARD 22POS .156 EXTEND
T95D477M6R3HSSS CAP TANT 470UF 6.3V 20% 2917
345-062-524-202 CARDEDGE 62POS DUAL .100 GREEN
RJZ-1224S CONV DC/DC 2W 12VIN 24VOUT
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
DM300024 功能描述:開發(fā)板和工具包 - PIC / DSPIC dsPICDEM 1.1 GP RoHS:否 制造商:Microchip Technology 產(chǎn)品:Starter Kits 工具用于評估:chipKIT 核心:Uno32 接口類型: 工作電源電壓:
DM300027 功能描述:開發(fā)板和工具包 - PIC / DSPIC 16-bit Starter Demo Board RoHS:否 制造商:Microchip Technology 產(chǎn)品:Starter Kits 工具用于評估:chipKIT 核心:Uno32 接口類型: 工作電源電壓:
DM-3-000-K 制造商:PacTec 功能描述:Case, Plastic; ABS; Black; 11.46 in.; 3.38 in.; 10.4 in.; UL 94-HB Rated 制造商:PacTec 功能描述:ENCLOSURE, DESKTOP, PLASTIC, BLACK; Enclosure Type:Desktop; Enclosure Material:Plastic; Body Color:Black; External Height - Imperial:3.38"; External Height - Metric:86mm; External Width - Imperial:10.4"; External Width - Metric:264mm;RoHS Compliant: Yes
DM-300-C 制造商:Greenlee Textron Inc 功能描述:DMM 1000V RMS
DM-301 制造商:Labfacility Limited 功能描述:SENSOR PT100 THIN FILM 2X2.3MM CL B 制造商:LABFACILITY 功能描述:SENSOR, PT100, THIN FILM, 2X2.3MM, CL B 制造商:LABFACILITY 功能描述:TEMPERATURE RTD SENSOR, -70C to +500C, 100 OHM; Sensing Temperature Min:-70C; Sensing Temperature Max:+500C; Resistance:100ohm; Sensor Terminals:Through Hole; Temperature Sensing Range:-70C to +500C ;RoHS Compliant: Yes