參數(shù)資料
型號: DM300023
廠商: Microchip Technology
文件頁數(shù): 190/285頁
文件大?。?/td> 0K
描述: KIT DEMO DSPICDEM SMPS BUCK
特色產(chǎn)品: SMPS & Digital Power Conversion Solutions
標準包裝: 1
系列: dsPIC™
主要目的: DC/DC,步降
輸出及類型: 2,非隔離
輸入電壓: 7 ~ 15 V
穩(wěn)壓器拓撲結(jié)構(gòu): 降壓
板類型: 完全填充
已供物品: 板,軟件
已用 IC / 零件: dsPIC30F2020
產(chǎn)品目錄頁面: 659 (CN2011-ZH PDF)
相關(guān)產(chǎn)品: DSPIC30F2020-30I/MMB32-ND - IC DSPIC MCU/DSP 12K 28QFN
DSPIC30F2020T-30I/SODKR-ND - IC DSPIC MCU/DSP 12K 28SOIC
DSPIC30F2020T-30I/SOCT-ND - IC DSPIC MCU/DSP 12K 28SOIC
DSPIC30F2020-20E/MM-ND - IC DSPIC MCU/DSP 12K 28QFN
DSPIC30F1010-30I/SP-ND - IC DSPIC MCU/DSP 6K 28DIP
DSPIC30F1010-30I/SO-ND - IC DSPIC MCU/DSP 6K 28SOIC
DSPIC30F1010-30I/MM-ND - IC DSPIC MCU/DSP 6K 28QFN
DSPIC30F1010-20E/SP-ND - IC DSPIC MCU/DSP 6K 28DIP
DSPIC30F1010-20E/SO-ND - IC DSPIC MCU/DSP 6K 28SOIC
DSPIC30F2020-20E/SO-ND - IC DSPIC MCU/DSP 12K 28SOIC
更多...
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁當前第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁第201頁第202頁第203頁第204頁第205頁第206頁第207頁第208頁第209頁第210頁第211頁第212頁第213頁第214頁第215頁第216頁第217頁第218頁第219頁第220頁第221頁第222頁第223頁第224頁第225頁第226頁第227頁第228頁第229頁第230頁第231頁第232頁第233頁第234頁第235頁第236頁第237頁第238頁第239頁第240頁第241頁第242頁第243頁第244頁第245頁第246頁第247頁第248頁第249頁第250頁第251頁第252頁第253頁第254頁第255頁第256頁第257頁第258頁第259頁第260頁第261頁第262頁第263頁第264頁第265頁第266頁第267頁第268頁第269頁第270頁第271頁第272頁第273頁第274頁第275頁第276頁第277頁第278頁第279頁第280頁第281頁第282頁第283頁第284頁第285頁
2006 Microchip Technology Inc.
Preliminary
DS70178C-page 25
dsPIC30F1010/202X
2.4.1
MULTIPLIER
The 17x17-bit multiplier is capable of signed or
unsigned operation and can multiplex its output using a
scaler to support either 1.31 fractional (Q31) or 32-bit
integer results. Unsigned operands are zero-extended
into the 17th bit of the multiplier input value. Signed
operands are sign-extended into the 17th bit of the mul-
tiplier input value. The output of the 17x17-bit multiplier/
scaler is a 33-bit value, which is sign-extended to 40
bits. Integer data is inherently represented as a signed
two’s complement value, where the MSB is defined as
a sign bit. Generally speaking, the range of an N-bit
two’s complement integer is -2N-1 to 2N-1 – 1. For a 16-
bit integer, the data range is -32768 (0x8000) to 32767
(0x7FFF), including 0. For a 32-bit integer, the data
range
is
-2,147,483,648
(0x8000 0000)
to
2,147,483,645 (0x7FFF FFFF).
When the multiplier is configured for fractional multipli-
cation, the data is represented as a two’s complement
fraction, where the MSB is defined as a sign bit and the
radix point is implied to lie just after the sign bit (QX for-
mat). The range of an N-bit two’s complement fraction
with this implied radix point is -1.0 to (1-21-N). For a
16-bit fraction, the Q15 data range is -1.0 (0x8000) to
0.999969482 (0x7FFF), including 0, and has a preci-
sion of 3.01518x10-5. In Fractional mode, a 16x16 mul-
tiply operation generates a 1.31 product, which has a
precision of 4.65661x10-10.
The same multiplier is used to support the MCU multi-
ply instructions, which include integer 16-bit signed,
unsigned and mixed sign multiplies.
The MUL instruction may be directed to use byte or
word sized operands. Byte operands will direct a 16-bit
result, and word operands will direct a 32-bit result to
the specified register(s) in the W array.
2.4.2
DATA ACCUMULATORS AND
ADDER/SUBTRACTER
The data accumulator consists of a 40-bit adder/
subtracter with automatic sign extension logic. It can
select one of two accumulators (A or B) as its pre-
accumulation source and post-accumulation destina-
tion. For the ADD and LAC instructions, the data to be
accumulated or loaded can be optionally scaled via the
barrel shifter, prior to accumulation.
2.4.2.1
Adder/Subtracter, Overflow and
Saturation
The adder/subtracter is a 40-bit adder with an optional
zero input into one side and either true or complement
data into the other input. In the case of addition, the
carry/borrow input is active high and the other input is
true data (not complemented), whereas in the case of
subtraction, the carry/borrow input is active low and the
other input is complemented. The adder/subtracter
generates overflow Status bits SA/SB and OA/OB,
which are latched and reflected in the STATUS register.
Overflow from bit 39: this is a catastrophic
overflow in which the sign of the accumulator is
destroyed.
Overflow into guard bits 32 through 39: this is a
recoverable overflow. This bit is set whenever all
the guard bits are not identical to each other.
The adder has an additional saturation block which
controls accumulator data saturation, if selected. It
uses the result of the adder, the overflow Status bits
described above, and the SATA/B (CORCON<7:6>)
and ACCSAT (CORCON<4>) mode control bits to
determine when and to what value to saturate.
Six STATUS register bits have been provided to
support saturation and overflow; they are:
1.
OA:
ACCA overflowed into guard bits
2.
OB:
ACCB overflowed into guard bits
3.
SA:
ACCA saturated (bit 31 overflow and saturation)
or
ACCA overflowed into guard bits and saturated
(bit 39 overflow and saturation)
4.
SB:
ACCB saturated (bit 31 overflow and saturation)
or
ACCB overflowed into guard bits and saturated
(bit 39 overflow and saturation)
5.
OAB:
Logical OR of OA and OB
6.
SAB:
Logical OR of SA and SB
The OA and OB bits are modified each time data
passes through the adder/subtracter. When set, they
indicate that the most recent operation has overflowed
into the accumulator guard bits (bits 32 through 39).
The OA and OB bits can also optionally generate an
arithmetic warning trap when set and the correspond-
ing overflow trap flag enable bit (OVATE, OVBTE) in
the INTCON1 register (refer to Section 5.0 “Inter-
rupts”) is set. This allows the user to take immediate
action, for example, to correct system gain.
相關(guān)PDF資料
PDF描述
345-062-524-204 CARDEDGE 62POS DUAL .100 GREEN
GBM11DRTI-S13 CONN EDGECARD 22POS .156 EXTEND
T95D477M6R3HSSS CAP TANT 470UF 6.3V 20% 2917
345-062-524-202 CARDEDGE 62POS DUAL .100 GREEN
RJZ-1224S CONV DC/DC 2W 12VIN 24VOUT
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
DM300024 功能描述:開發(fā)板和工具包 - PIC / DSPIC dsPICDEM 1.1 GP RoHS:否 制造商:Microchip Technology 產(chǎn)品:Starter Kits 工具用于評估:chipKIT 核心:Uno32 接口類型: 工作電源電壓:
DM300027 功能描述:開發(fā)板和工具包 - PIC / DSPIC 16-bit Starter Demo Board RoHS:否 制造商:Microchip Technology 產(chǎn)品:Starter Kits 工具用于評估:chipKIT 核心:Uno32 接口類型: 工作電源電壓:
DM-3-000-K 制造商:PacTec 功能描述:Case, Plastic; ABS; Black; 11.46 in.; 3.38 in.; 10.4 in.; UL 94-HB Rated 制造商:PacTec 功能描述:ENCLOSURE, DESKTOP, PLASTIC, BLACK; Enclosure Type:Desktop; Enclosure Material:Plastic; Body Color:Black; External Height - Imperial:3.38"; External Height - Metric:86mm; External Width - Imperial:10.4"; External Width - Metric:264mm;RoHS Compliant: Yes
DM-300-C 制造商:Greenlee Textron Inc 功能描述:DMM 1000V RMS
DM-301 制造商:Labfacility Limited 功能描述:SENSOR PT100 THIN FILM 2X2.3MM CL B 制造商:LABFACILITY 功能描述:SENSOR, PT100, THIN FILM, 2X2.3MM, CL B 制造商:LABFACILITY 功能描述:TEMPERATURE RTD SENSOR, -70C to +500C, 100 OHM; Sensing Temperature Min:-70C; Sensing Temperature Max:+500C; Resistance:100ohm; Sensor Terminals:Through Hole; Temperature Sensing Range:-70C to +500C ;RoHS Compliant: Yes