- 您現(xiàn)在的位置：買賣IC網 > PDF目錄376595 > DD28F032SA-080 (INTEL CORP) 32-MBIT (2 MBIT X 16, 4 MBIT X 8) FlashFile⑩ MEMORY PDF資料下載
參數(shù)資料
| 型號： | DD28F032SA-080 |
| 廠商： | INTEL CORP |
| 元件分類： | DRAM |
| 英文描述： | 32-MBIT (2 MBIT X 16, 4 MBIT X 8) FlashFile⑩ MEMORY |
| 中文描述： | 4M X 8 FLASH 12V PROM, 80 ns, PDSO56 |
| 封裝： | 14 X 20 MM, 1.20 MM HEIGHT, TSOP-56 |
| 文件頁數(shù)： | 5/49頁 |
| 文件大?。?/td> | 1402K |
| 代理商： | DD28F032SA-080 |
第1頁第2頁第3頁第4頁當前第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁
E
1.0 PRODUCT OVERVIEW
DD28F032SA
5
The DD28F032SA is a high-performance 32-Mbit
(33,554,432-bit) block erasable nonvolatile random
access memory organized as either 2 Mword x 16,
or 4 Mbyte x 8. The DD28F032SA is built using
two 28F016SA chips encapsulated in a single
56- lead TSOP Type I package. The DD28F032SA
includes sixty-four 64-KB (65,536) blocks or sixty-
four 32-KW (32,768) blocks.
The DD28F032SA architecture allows operations
to be performed on a single, 16-Mbit chip at a
time.
The implementation of a new architecture, with
many enhanced features, will improve the device
operating characteristics and results in greater
product reliability and ease of use.
Among the significant enhancements on the
DD28F032SA:
3.3V Low Power Capability
Improved Program Performance
Dedicated Block Program/Erase Protection
A 3/5# input pin reconfigures the device internally
for
optimized
3.3V
or
operation.
5.0V
read/program
The DD28F032SA will be available in a 56-lead,
1.2 mm thick, 14 mm x 20 mm Dual Die TSOP
Type I package. This form factor and pinout allow
for very high board layout densities. The
DD28F032SA is pinout and footprint compatible
with the 28F016SA.
Two Command User Interfaces (CUI) serve as the
system interface between the microprocessor or
microcontroller and the internal memory operation.
Internal algorithm automation allows word/byte
programs and block erase operations to be
executed using a two-write command sequence to
the CUI in the same way as the 28F016SA
16-Mbit FlashFile memory.
A super-set of commands has been added to the
basic 28F008SA (8-Mbit FlashFile memory)
command-set
to
achieve
performance and provide additional capabilities.
higher
program
These new commands and features include:
Page Buffer Writes to Flash
Command Queueing Capability
Automatic Data Programs during Erase
Software Locking of Memory Blocks
Two-Byte
Successive
Systems
Erase All Unlocked Blocks
Programs
in
8-bit
These operations can only be performed on one
16-Mbit device at a time. If the WSM is busy
performing an operation, the system should not
attempt to select the other device.
Writing of memory data is performed in either byte
or word increments typically within 6 μs, a 33%
improvement over the 28F008SA. A block erase
operation erases one of the 64 blocks in typically
0.6 sec, independent of the other blocks, which is
a 65% improvement over the 28F008SA.
Each block can be written and erased a minimum
of 100,000 cycles. Systems can achieve typically
1 million block erase cycles by providing wear-
leveling algorithms and graceful block retirement.
These techniques have already been employed in
many flash file systems. Additionally, wear leveling
of block erase cycles can be used to minimize the
program/erase performance differences across
blocks.
The DD28F032SA incorporates two Page Buffers
of 256 bytes (128 words) on each 28F016SA to
allow page data programs. This feature can
improve a system program performance by up to
4.8 times over previous flash memory devices.
All operations are started by a sequence of
command writes to the device. Three Status
Registers (described in detail later) and a RY/BY#
output pin provide information on the progress of
the requested operation.
The DD28F032SA allows queueing of the next
operation while the memory executes the current
operation. This eliminates system overhead when
writing several bytes in a row to the array or
erasing several blocks at the same time. The
DD28F032SA
can
also
operations to one block of memory while
performing erase of another block. However,
simultaneous program and/or erase operations are
not allowed on both 28F016SA devices. See
Modes of Operation, Section 3.0.
perform
program
相關PDF資料 |
PDF描述 |
|---|---|
| DD28F032SA-100 | 32-MBIT (2 MBIT X 16, 4 MBIT X 8) FlashFile MEMORY |
| DD28F032SA-150 | 32-MBIT (2 MBIT X 16, 4 MBIT X 8) FlashFile⑩ MEMORY |
| DD28F032SA100 | x8/x16 Flash EEPROM |
| DD28F032SA70 | x8/x16 Flash EEPROM |
| DD28F032SA | 32-Mbit (2 Mbit x 16,4 Mbit x 8) FlashFile Memory(32-M位 (2 M位 x 16,4 M位 x 8) FlashFile存儲器) |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| DD28F032SA100 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x8/x16 Flash EEPROM |
| DD28F032SA-100 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:32-MBIT (2 MBIT X 16, 4 MBIT X 8) FlashFile⑩ MEMORY |
| DD28F032SA-150 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:32-MBIT (2 MBIT X 16, 4 MBIT X 8) FlashFile⑩ MEMORY |
| DD28F032SA70 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x8/x16 Flash EEPROM |
| DD28F032SA-70 | 制造商:Intel 功能描述:4M X 8 FLASH 3V PROM, 70 ns, 56 Pin Plastic SMT |
發(fā)布緊急采購，3分鐘左右您將得到回復。