- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄376595 > DD28F032SA-080 (INTEL CORP) 32-MBIT (2 MBIT X 16, 4 MBIT X 8) FlashFile⑩ MEMORY PDF資料下載
參數(shù)資料
| 型號(hào)： | DD28F032SA-080 |
| 廠商： | INTEL CORP |
| 元件分類： | DRAM |
| 英文描述： | 32-MBIT (2 MBIT X 16, 4 MBIT X 8) FlashFile⑩ MEMORY |
| 中文描述： | 4M X 8 FLASH 12V PROM, 80 ns, PDSO56 |
| 封裝： | 14 X 20 MM, 1.20 MM HEIGHT, TSOP-56 |
| 文件頁(yè)數(shù)： | 18/49頁(yè) |
| 文件大?。?/td> | 1402K |
| 代理商： | DD28F032SA-080 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)當(dāng)前第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)
DD28F032SA
E
18
5.7 Block Status Register
BS
BLS
BOS
BOAS
QS
VPPS
R
R
7
6
5
4
3
2
1
0
NOTES:
[1]
RY/BY# output or BS bit must be checked to
determine completion of an operation (block lock,
erase suspend, any RY/BY# reconfiguration,
Upload Status Bits, block erase or data program)
before the appropriate Status bits (BOS, BLS) is
checked for success.
BSR.7 = BLOCK STATUS
1 = Ready
0 = Busy
BSR.6 = BLOCK LOCK STATUS
1 = Block Unlocked for Program/Erase
0 = Block Locked for Program/Erase
BSR.5 = BLOCK OPERATION STATUS
1 = Operation Unsuccessful
0 = Operation Successful or
Currently Running
BSR.4 = BLOCK OPERATION ABORT STATUS
1 = Operation Aborted
0 = Operation Not Aborted
MATRIX 5/4
0 0 = Operation Successful or
Currently Running
0 1 = Not a Valid Combination
1 0 = Operation Unsuccessful
1 1 = Operation Aborted
BSR.3 = QUEUE STATUS
1 = Queue Full
0 = Queue Available
BSR.2 = V
PP
STATUS
1 = V
PP
Low Detect, Operation Abort
0 = V
PP
OK
BSR.1-0 = RESERVED FOR FUTURE ENHANCEMENTS
These bits are reserved for future use; mask them out when polling the BSRs.
NOTE:
1. When multiple operations are queued, checking BSR.7 only provides indication of completion for that particular block.
GSR.7, or CSR.7, provides indication when all queued operations are completed.
The BOAS bit will not be set until BSR.7 = 1.
Operation halted via Abort command.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DD28F032SA-100 | 32-MBIT (2 MBIT X 16, 4 MBIT X 8) FlashFile MEMORY |
| DD28F032SA-150 | 32-MBIT (2 MBIT X 16, 4 MBIT X 8) FlashFile⑩ MEMORY |
| DD28F032SA100 | x8/x16 Flash EEPROM |
| DD28F032SA70 | x8/x16 Flash EEPROM |
| DD28F032SA | 32-Mbit (2 Mbit x 16,4 Mbit x 8) FlashFile Memory(32-M位 (2 M位 x 16,4 M位 x 8) FlashFile存儲(chǔ)器) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DD28F032SA100 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x8/x16 Flash EEPROM |
| DD28F032SA-100 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:32-MBIT (2 MBIT X 16, 4 MBIT X 8) FlashFile⑩ MEMORY |
| DD28F032SA-150 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:32-MBIT (2 MBIT X 16, 4 MBIT X 8) FlashFile⑩ MEMORY |
| DD28F032SA70 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x8/x16 Flash EEPROM |
| DD28F032SA-70 | 制造商:Intel 功能描述:4M X 8 FLASH 3V PROM, 70 ns, 56 Pin Plastic SMT |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。