- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄369679 > CYNSE70032 Network Processing PDF資料下載
參數(shù)資料
| 型號(hào)： | CYNSE70032 |
| 英文描述： | Network Processing |
| 中文描述： | 網(wǎng)絡(luò)處理 |
| 文件頁數(shù)： | 26/126頁 |
| 文件大?。?/td> | 3302K |
| 代理商： | CYNSE70032 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁當(dāng)前第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁
CYNSE70032
Document #: 38-02042 Rev. *E
Page 26 of 126
Table 13-1.
Search Latency from Instruction to SRAM Access Cycle
Number of Devices
1 (TLSZ = 00)
1–8 (TLSZ = 01)
1–31 (TLSZ = 10)
Search latency from command to SRAM access cycle is 4 for a single device in the table with TLSZ = 00. In addition, SSV and
SSF shift further to the right for different values of HLAT as specified in
Table 13-2
.
13.2
The hardware diagram of the Search subsystem of eight devices is shown in
Figure 13-4
. The following are the parameters
programmed into the eight devices.
First seven devices (devices 0–6): CFG = 00000000, TLSZ = 01, HLAT = 010, LRAM = 0, and LDEV = 0.
Eighth device (device 7): CFG = 00000000, TLSZ = 01, HLAT = 010, LRAM = 1, and LDEV = 1.
Note
.
All eight devices must be programmed with the same values for TLSZ and HLAT. Only the last device in the table (device
number 7 in this case) must be programmed with LRAM = 1 and LDEV = 1. All other upstream devices (devices 0 through 6 in
this case) must be programmed with LRAM = 0 and LDEV = 0.
Figure 13-5
shows the timing diagram for a Search command in the 68-bit-configured table of eight devices for device number 0.
Figure 13-6
shows the timing diagram for a Search command in the 68-bit-configured table of eight devices for device number 1.
Figure 13-7
shows the timing diagram for a Search command in the 68-bit-configured table of eight devices for device number 7
(the last device in this specific table). For these timing diagrams four 68-bit searches are performed sequentially. HIT/MISS
assumptions were made as shown below in
Table 13-3
.
68-bit Search on Tables Configured as ×68 Using up to Eight CYNSE70032 Devices
Max Table Size
16K × 68 bits
128K × 68 bits
496K × 68 bits
Latency in CLK Cycles
4
5
6
Table 13-2. Shift of SSF and SSV from SADR
HLAT
000
001
010
011
100
101
110
111
Number of CLK Cycles
0
1
2
3
4
5
6
7
Table 13-3. HIT/MISS Assumption
Search Number
Device 0
Device 1
Devices 2–6
Device 7
1
2
3
4
Hit
Miss
Miss
Miss
Miss
Hit
Miss
Miss
Hit
Hit
Miss
Hit
Miss
Miss
Miss
Hit
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CYNSE70128 | Network Processing |
| CYNSE70256 | Network Processing |
| CZET101 | Clock Driver |
| CZEU101 | Quad Peripheral Driver |
| CZEZ101 | Triple Peripheral Driver |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CYNSE70032-66BGC | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Network Search Engine |
| CYNSE70032-66BGI | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Network Search Engine |
| CYNSE70032-83BGC | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Network Search Engine |
| CYNSE70064-50BGC | 制造商:Cypress Semiconductor 功能描述: |
| CYNSE70064-83BGC | 制造商:Cypress Semiconductor 功能描述: |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。