參數(shù)資料
型號： CYNSE70032
英文描述： Network Processing
中文描述： 網(wǎng)絡(luò)處理
文件頁數(shù)： 12/126頁
文件大?。?/td> 3302K
代理商： CYNSE70032
CYNSE70032
Document #: 38-02042 Rev. *E
Page 12 of 126
OE_L
T
SRAM Output Enable
. This is the output-enable control for external SRAMs. Only the
last device drives this signal (with the LRAM bit set).
Address Latch Enable
. When this signal is low, the addresses are valid on the SRAM
address bus. In a database of multiple CYNSE70032s, the ALE_L of all cascaded devices
must be connected. This signal is then driven by only one of the devices.
ALE_L
T
Cascade Interface
LHI[6:0]
I
Local Hit In
. These pins depth cascade the device to form a larger table. One signal of
this bus is connected to the LHO[1] or LHO[0] of each of the upstream devices in a block.
All unused LHI pins are connected to a logic 0. (For more information, see Section 14.0,
“Depth-Cascading” on page 96.)
Local Hit Out
. LHO[1] and LHO[0] are the same logical signal. Either the LHO[1] or the
LHO[0] is connected to one input of the LHI bus of up to four downstream devices in a
block of up to eight. (For more information see Section 14.0, “Depth-Cascading” on
page 96.)
Block Hit In
. Inputs from the previous block BHO[2:0] are tied to the BHI[2:0] of the current
device. In a four-block system, the last block can contain only seven devices because the
identification code 11111 is used for broadcast access.
Block Hit Out
. These outputs from the last device in a block are connected to the BHI[2:0]
inputs of the devices in the downstream blocks.
Full In
. Each signal in this bus is connected to FULO[0] or FULO[1] of an upstream device
to generate the FULL flag for the depth-cascaded block.
Full Out
. FULO[1] and FULO[0] are the same logical signal. One of these two signals
must be connected to the FULI of up to four downstream devices in a depth-cascaded
table. Bit[0] in the data array indicates whether the entry is full (1) or empty (0).This signal
is asserted if all bits in the data array are 1s. (Refer to Section 14.0, “Depth-Cascading”
on page 96, for information on how to generate the FULL flag.)
Full Flag
. When asserted, this signal indicates that the table of multiple depth-cascaded
devices is full.
LHO[1:0]
O
BHI[2:0]
I
BHO[2:0]
O
FULI[6:0]
I
FULO[1:0]
O
FULL
O
Device Identification
ID[4:0]
I
Device Identification
. The binary-encoded device identification for a depth-cascaded
system starts at 00000 and goes up to 11110. 11111 is reserved for a special broadcast
address that selects all cascaded search engines in the system. On a broadcast
Read-only, the device with the LDEV bit set to 1 responds.
Supplies
V
DD
V
DDQ
n/a
n/a
Chip Core Supply
. 1.8V.
Chip I/O Supply
. 2.5V or 3.3V.
Test Access Port
TDI
TCK
TDO
TMS
TRST_L
I
I
Test Access Port’s Test Data In.
Test Access Port’s Test Clock.
Test Access Port’s Test Data Out.
Test Access Port’s Test Mode Select.
Test Access Port’s Reset.
T
I
I
Table 5-1. CYNSE70032 Signal Description
(continued)
Parameter
Type
[1]
Description
相關(guān)PDF資料
PDF描述
CYNSE70128 Network Processing
CYNSE70256 Network Processing
CZET101 Clock Driver
CZEU101 Quad Peripheral Driver
CZEZ101 Triple Peripheral Driver
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CYNSE70032-66BGC 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Network Search Engine
CYNSE70032-66BGI 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Network Search Engine
CYNSE70032-83BGC 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Network Search Engine
CYNSE70064-50BGC 制造商:Cypress Semiconductor 功能描述:
CYNSE70064-83BGC 制造商:Cypress Semiconductor 功能描述:
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*