參數(shù)資料
型號(hào): CYNSE70032
英文描述: Network Processing
中文描述: 網(wǎng)絡(luò)處理
文件頁(yè)數(shù): 17/126頁(yè)
文件大?。?/td> 3302K
代理商: CYNSE70032
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)當(dāng)前第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)
CYNSE70032
Document #: 38-02042 Rev. *E
Page 17 of 126
10.0
NSE Architecture and Operation Overview
The CYNSE70032 device consists of 16K × 68-bit storage cells referred to as data bits. There is a mask cell corresponding to
each data cell.
Figure 10-1
shows the three organizations of the device based on the value of the CFG bits in the command
register.
136
68
During a Search operation, the Search data bit (S), the data array bit (D), the mask array bit (M), and the global mask bit (G) are
used in the following manner to generate a match at that bit position (see
Table 10-1
). The entry with a match on every bit position
results in a successful Search during a Search operation.
In order for a successful Search to make the device the local winner in the Search operation, all 68-bit positions within a device
must generate a match for a 68-bit entry in 68-bit-configured quadrants, or all 136-bit positions must generate a match for two
consecutive even and odd 68-bit entries in quadrants configured as 136 bits, or all 272-bit positions must generate a match for
four consecutive entries aligned to four entry-page boundaries of 68-bit entries in quadrants configured as 272 bits.
An arbitration mechanism using a cascade bus determines the global winning device among the local winning devices in a Search
cycle. The global winning device drives the SRAM bus, SSV, and the SSF signals. In the case of a Search failure, the device(s)
with LDEV and LRAM bits set drive the SRAM bus, SSF, and SSV signals.
The CYNSE70032 device can be configured to contain tables of different widths, even within the same chip.
Figure 10-2
shows
a sample configuration of different widths.
Table 10-1. Bit Position Match
G
0
1
1
1
1
1
M
X
0
1
1
1
1
D
X
X
0
1
0
1
S
X
X
0
0
1
1
Match
1
1
1
0
0
1
Data
8 K
Data
Masks
4 K
272
CFG = 01010101
CFG = 10101010
D
M
16K
CFG = 00000000
Figure 10-1. CYNSE70032 Database Width Configuration
Masks
相關(guān)PDF資料
PDF描述
CYNSE70128 Network Processing
CYNSE70256 Network Processing
CZET101 Clock Driver
CZEU101 Quad Peripheral Driver
CZEZ101 Triple Peripheral Driver
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CYNSE70032-66BGC 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Network Search Engine
CYNSE70032-66BGI 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Network Search Engine
CYNSE70032-83BGC 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Network Search Engine
CYNSE70064-50BGC 制造商:Cypress Semiconductor 功能描述:
CYNSE70064-83BGC 制造商:Cypress Semiconductor 功能描述: