參數(shù)資料
型號(hào): CYNSE70032
英文描述: Network Processing
中文描述: 網(wǎng)絡(luò)處理
文件頁(yè)數(shù): 117/126頁(yè)
文件大?。?/td> 3302K
代理商: CYNSE70032
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)當(dāng)前第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)
CYNSE70032
Document #: 38-02042 Rev. *E
Page 117 of 126
Table 19-3. Operating Range for CYNSE70032
20.0
AC Timing Waveforms
Table 20-1
shows the AC timing parameters for the CYNSE70032 device;
Table 20-2
shows the same parameters but for 2.5V.
Figure 20-1
shows the device’s input wave form, and
Figure 20-2
and
Figure 20-3
show the device’s output load.
Figure 20-4
shows a timing waveform diagram.
Range
Commercial
Industrial
Ambient Temperature
0
°
C to +70
°
C
–40
°
C to +85
°
C
V
CC
+2.5V to +3.3V ±5%
+2.5V to +3.3V ±5%
Table 20-1. AC Timing Parameters with CLK2X
Parameter
F
CLOCK
t
CLK
T
CKHI
T
CKLO
T
ISCH
T
IHCH
T
ICSCH
T
ICHCH
T
CKHOV
T
CKHDV
T
CKHDZ
T
CKHSV
T
CKHSHZ
T
CKHSLZ
Description
CYNSE70032-066 CYNSE70032-083
Min.
Max.
133
7.5
3.0
3.0
2.5
0.6
4.2
0.6
8.5
9.0
8.5
9.0
6.5
7.0
Unit
MHz
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
Min.
Max.
166
CLK2X frequency
CLK2X period
CLK2X high pulse
[11]
CLK2X low pulse
[11]
Input set-up time to CLK2X rising edge
[11]
Input hold time to CLK2X rising edge
[11]
Cascaded input set-up time to CLK2X rising edge
[11]
Cascaded input hold time to CLK2X rising edge
[11]
Rising edge of CLK2X to LHO, FULO, BHO, FULL valid
[12]
Rising edge of CLK2X to DQ valid
[12]
Rising edge of CLK2X to DQ High-Z
[13]
Rising edge of CLK2X to SRAM bus valid
[12]
Rising edge of CLK2X to SRAM bus High-Z
[13]
Rising edge of CLK2X to SRAM bus Low-Z
[13]
6.0
2.4
2.4
1.8
0.6
3.5
0.6
7.0
7.5
7.0
7.5
6.0
6.5
Table 20-2. Test Conditions of CYNSE70032
Conditions
Results
Input pulse levels (V
DDQ
= 3.3V)
Input pulse levels (V
DDQ
= 2.5V)
Input rise and fall times measured at 0.3V and 2.7V (V
DDQ
= 3.3V)
Input rise and fall times measured at 0.25V and 2.25V (V
DDQ
= 2.5V)
Input timing reference levels (V
DDQ
= 3.3V)
Input timing reference levels (V
DDQ
= 2.5V)
Output reference levels (V
DDQ
= 3.3V)
Output reference levels (V
DDQ
= 2.5V)
Output load
Notes:
11.
Values are based on 50% signal levels.
12. Based on an AC load of CL = 30 pF (see
Figure 20-1
,
Figure 20-2
, and
Figure 20-3
).
13. These parameters are sampled but not 100% tested, and are based on an AC load of 5 pF.
GND to 3.0V
GND to 2.5V
2 ns (see
Figure 20-1
)
2 ns (see
Figure 20-1
)
1.5V
1.25V
1.5V
1.25V
See
Figure 20-2
and
Figure 20-3
相關(guān)PDF資料
PDF描述
CYNSE70128 Network Processing
CYNSE70256 Network Processing
CZET101 Clock Driver
CZEU101 Quad Peripheral Driver
CZEZ101 Triple Peripheral Driver
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CYNSE70032-66BGC 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Network Search Engine
CYNSE70032-66BGI 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Network Search Engine
CYNSE70032-83BGC 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Network Search Engine
CYNSE70064-50BGC 制造商:Cypress Semiconductor 功能描述:
CYNSE70064-83BGC 制造商:Cypress Semiconductor 功能描述: