- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384268 > CY2DP3120 Clocks and Buffers PDF資料下載
參數(shù)資料
| 型號(hào)： | CY2DP3120 |
| 英文描述： | Clocks and Buffers |
| 中文描述： | 時(shí)鐘和緩沖器 |
| 文件頁數(shù)： | 4/11頁 |
| 文件大小： | 92K |
| 代理商： | CY2DP3120 |
PRELIMINARY
FastEdge Series
CY2DP3120
Document #: 38-07514 Rev. *A
Page 4 of 11
Notes:
10. ICC calculation: ICC = (number of differential output pairs used) x (IOH + IOL) + IEE or ICC = (number of differential output pairs used) x (VOH – VTT)/Rload +
(VOL – VTT)/Rload +IEE.
11.
Input have internal pull-up/pull-down or biasing resistors which affect the input current.
12. VPP (DC) is the minimum differential input voltage swing required to maintain device functionality.
13. VCMR (DC) is the crosspoint of the differential input signal. Functional operation is obtained when the crosspoint is within the VCMR (DC) range and the input
swing lies within the VPP (DC) specification.
14. Equivalent to a termination of 50
to VTT.
15. ICC Calculation: ICC = (number of differential output pairs used) x (IOH + IOL) + IEE or ICC = (number of differential output pairs used) x (VOH – VTT)/Rload
+ (VOL – VTT)/Rload +IEE.
Supply Current and VBB
I
EE
Maximum Quiescent Supply Current
without Output Termination Current
[10]
Output Reference Voltage
Internal Pull-up Current
Internal Pull-down Current
Input Pin Capacitance
Output Pin Capacitance
Pin Inductance
Output Impedance
VEE Pin
130
mA
V
BB
I
pup
I
pdwn
C
IN
C
OUT
L
IN
Z
OUT
I
BB
= 200 uA
V
CC
–1.525
TBD
TBD
TBD
TBD
TBD
TBD
V
CC
–1.325
TBD
TBD
TBD
TBD
TBD
TBD
V
mA.
mA.
pF
pF
nH
Q0–Q19, (Q0–Q19)#
Q0–Q19, (Q0–Q19)#
ECL DC Electrical Specifications
Parameter
V
IL
V
IH
I
IN
Description
Condition
Min.
–1.945
–1.165
Max.
–1.625
–0.880
200
Unit
V
V
uA
Input Voltage, Low
Input Voltage, High
Input Current
[11]
V
IN
= V
IL
or V
IN
= V
IH
Clock input pair CLKA, CLKA#,CLKB, CLKB# (ECL Differential Signals)
V
PP
V
CMR
I
IN
Differential Input Voltage
[12]
Differential Cross Point Voltage
[13]
Input Current
[11]
Differential Operation
Differential Operation
V
IN
= V
IL
or V
IN
= V
IH
0.1
1.3
0
200
V
V
uA
V
EE
+1.2
ECL Outputs Q0-Q19,
(Q0-Q19)#
(ECL Dfferential Signals)
V
OH
Output High Voltage
V
OL
Output Low Voltage
V
EE
= –3.3V ±5%
V
EE
= –2.5V ±5%
I
OH
= –30 mA
[14]
I
OL
= –5 ma
[14]
–1.145
–1.945
–1.945
–0.895
–1.695
–1.695
V
V
Supply Current and VBB
I
EE
Maximum Quiescent Supply Current
without Output Termination Current
[15]
Output Reference Voltage
V
EE
Pin
130
mA
V
BB
I
BB
= 200 uA
–1.525
–1.325
V
PECL DC Electrical Specifications
(continued)
Parameter
Description
Condition
Min.
Max.
Unit
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CY2LL8422 | Clocks and Buffers |
| CY2LL843 | Clocks and Buffers |
| CY2LL842 | Clocks and Buffers |
| CY2PD817 | Clocks and Buffers |
| CY2PP3115 | Clocks and Buffers |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CY2DP3120AI | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:1:20 Differential Clock/Data Fanout Buffer |
| CY2DP3120AIT | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:1:20 Differential Clock/Data Fanout Buffer |
| CY2DP3120AXI | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:1:20 Differential Clock/Data Fanout Buffer |
| CY2DP3120AXIT | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:1:20 Differential Clock/Data Fanout Buffer |
| CY2DP314 | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:1:4 Differential Clock/Data Fanout Buffer |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。