
SONY
Σ
RAM CXK79M72C160GB / CXK79M36C160GB / CXK79M18C160GB
Preliminary
18Mb 1x1Lp, HSTL, rev 1.0
13 / 30
July 19, 2002
AC Electrical Characteristics
(
V
DD
= 1.8V
±
0.1V, V
SS
= 0V, T
A
= 0 to 85
o
C)
Allparameters aremeasuredfromthemid-pointoftheobjectsignaltothemid-pointofthereferencesignal,unlessotherwisenoted.
1. These parameters apply to control inputs E1, E2, E3, ADV, W, and Bx.
2. These parameters are guaranteed by design through extensive corner lot characterization.
3. These parameters are measured at
±
50mV from steady state voltage.
Parameter
Symbol
-33
-4
-5
Units
Notes
Min
Max
Min
Max
Min
Max
Input Clock Cycle Time
t
KHKH
3.3
---
4.0
---
5.0
---
ns
Input Clock High Pulse Width
t
KHKL
1.3
---
1.5
---
2.0
---
ns
Input Clock Low Pulse Width
t
KLKH
1.3
---
1.5
---
2.0
---
ns
Address Input Setup Time
t
AVKH
0.7
---
0.8
---
1.0
---
ns
Address Input Hold Time
t
KHAX
0.4
---
0.5
---
0.5
---
ns
Control Input Setup Time
t
BVKH
0.7
---
0.8
---
1.0
---
ns
1
Control Input Hold Time
t
KHBX
0.4
---
0.5
---
0.5
---
ns
1
Data Input Setup Time
t
DVKH
0.7
---
0.8
---
1.0
---
ns
Data Input Hold Time
t
KHDX
0.4
---
0.5
---
0.5
---
ns
Input Clock High to Output Data Valid
t
KHQV
---
1.8
---
2.1
---
2.3
ns
Input Clock High to Output Data Hold
t
KHQX
0.5
---
0.5
---
0.5
---
ns
2
Input Clock High to Output Data Low-Z
t
KHQX1
0.5
---
0.5
---
0.5
---
ns
2,3
Input Clock High to Output Data High-Z
t
KHQZ
---
1.8
---
2.1
---
2.3
ns
2,3
Input Clock High to Output Clock High
t
KHCH
0.5
1.8
0.5
2.1
0.5
2.3
ns
Input Clock High to Output Clock Low-Z
t
KHCX1
0.5
---
0.5
---
0.5
---
ns
2,3
Input Clock High to Output Clock High-Z
t
KHCZ
---
1.8
---
2.1
---
2.3
ns
2,3
Output Clock High to Output Data Valid
t
CHQV
---
0.4
---
0.5
---
0.6
ns
2
Output Clock High to Output Data Hold
t
CHQX
-0.4
---
-0.5
---
-0.6
---
ns
2
Output Clock High Pulse Width
t
CHCL
t
KHKL
±
0.2
t
KHKL
±
0.2
t
KHKL
±
0.2
ns
2
Output Clock Low Pulse Width
t
CLCH
t
KLKH
±
0.2
t
KLKH
±
0.2
t
KLKH
±
0.2
ns
2