- 您現在的位置：買賣IC網 > PDF目錄385263 > CXD3531R Digital Signal Driver/Timing Generator PDF資料下載
參數資料
| 型號： | CXD3531R |
| 英文描述： | Digital Signal Driver/Timing Generator |
| 中文描述： | 數字信號驅動器/時序發(fā)生器 |
| 文件頁數： | 11/30頁 |
| 文件大?。?/td> | 360K |
| 代理商： | CXD3531R |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁當前第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁
– 11 –
CXD3531R
Description of Operation
1. Description of Input Pins
(a) Initializing pins (PLLSTB, XCLR2 and XCLR3)
Internal PLL is initialized by setting PLLSTB (Pin 48) to 1 and internal circuit is initialized by setting XCLR2
(Pin 52) to 0. In addition, RGB output is initialized (preset) by setting XCLR3 (Pin 53) to 0.
Initialization should be performed when power is turned on. Be sure to perform power supply on according to
an initialization procedure.
(b) Sync signal input pins (HDIN and VDIN)
Horizontal and vertical separate sync signals are input to HDIN (Pin 66) and VDIN (Pin 67), respectively. The
CXD3531R supports only non-interlace sync signals with a dot clock of 100MHz or less.
(c) Master clock input pins (CLKC, CLKSEL and CLKPOL)
Phase comparison is performed by an external circuit and a clock synchronized to the sync signal is input. The
master clock input pin has CLKC (Pin 73) for CMOS level input.
CLKPOL: 0 = Input clock is non-inverted; 1 = Input clock is inverted
CLKSEL: 0 = PLL oscillation; 1 = PLL through
(d) PLL setting pin (PLLDIV)
PLLDIV (Pin 47) sets the divider setting of the internal phase compensation PLL circuit. The setting values for
master clock frequency are as follows.
PLLDIV: 0 = 55 to 100MHz; 1 = 25 to 50MHz
Note that the frequency of the clock input to the CXD3531R must be within the phase compensation PLL
operating range, even during free running.
(e) RGB signal input pins (RIN, GIN and BIN)
These pins input RGB digital signals in 12 bits. The Red signal is input to RIN (Pins 1 to 3, 5 to 7 and 10 to 15),
the Green signal to GIN (Pins 16 to 19 and 22 to 29), and the Blue signal to BIN (Pins 31, 32 and 35 to 44)
respectively.
RIN0, GIN0 and BIN0 are LSB, and RIN11, GIN11 and BIN11are MSB respectively.
(f) OSD signal input pins (ROSD, GOSD, BOSD, YS and YM)
These pins input OSD signals. The Red signal is input to ROSD (Pins 59 and 60), the Green signal to GOSD
(Pins 61 and 62), and the Blue signal to BOSD (Pins 64 and 65) respectively. In addition, the YM signal is input
to YM (Pin 55), and the YS signal to YS (Pin 56).
相關PDF資料 |
PDF描述 |
|---|---|
| CXD3609R | Timing Generator for Progressive Scan CCD Image Sensor |
| CXD4000R | Fingerprint Verification System LSI |
| CXD7500M | TRANSISTOR | MOSFET | P-CHANNEL | 20V V(BR)DSS | 15MA I(D) | SO |
| CXG1104TN | High Power SPDT Switch with Logic Control |
| CXG1106EN | High Power 2x4 Antenna Switch MMIC with Integrated Control Logic |
相關代理商/技術參數 |
參數描述 |
|---|---|
| CXD3536R | 制造商:SONY 制造商全稱:Sony Corporation 功能描述:Digital Signal Driver/Timing Generator |
| CXD3605R | 制造商:SONY 制造商全稱:Sony Corporation 功能描述:Timing Generator for Frame Readout CCD Image Sensor |
| CXD3606R | 制造商:SONY 制造商全稱:Sony Corporation 功能描述:Timing Generator for Frame Readout CCD Image Sensor |
| CXD3607R | 制造商:SONY 制造商全稱:Sony Corporation 功能描述:Timing Generator for Progressive Scan CCD Image Sensor |
| CXD3609R | 制造商:SONY 制造商全稱:Sony Corporation 功能描述:Timing Generator for Progressive Scan CCD Image Sensor |
發(fā)布緊急采購，3分鐘左右您將得到回復。