- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10218 > CS8416-CNZ (Cirrus Logic Inc)IC RCVR DGTL 192KHZ 28QFN COMM PDF資料下載
參數(shù)資料
| 型號(hào)： | CS8416-CNZ |
| 廠商： | Cirrus Logic Inc |
| 文件頁數(shù)： | 28/37頁 |
| 文件大小： | 0K |
| 描述： | IC RCVR DGTL 192KHZ 28QFN COMM |
| 標(biāo)準(zhǔn)包裝： | 490 |
| 類型： | 數(shù)字音頻接口接收器 |
| 應(yīng)用： | 數(shù)字音頻 |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 28-QFN |
| 供應(yīng)商設(shè)備封裝： | 28-QFN 裸露焊盤（5x5） |
| 包裝： | 管件 |
| 產(chǎn)品目錄頁面： | 759 (CN2011-ZH PDF) |
| 配用： | 598-1017-ND - BOARD EVAL FOR CS8416 RCVR |
| 其它名稱： | 598-1723 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁當(dāng)前第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁
34
DS578F3
CS8416
12.2 IC Mode
In IC Mode, SDA is a bidirectional data line. Data is clocked into and out of the part by the clock, SCL. There
is no CS pin. Pins AD0 and AD1 form the two least significant bits of the chip address and should be con-
nected through a resistor to VL or DGND as desired. The GPO2 pin is used to set the AD2 bit by connecting
a 47 k
Ω resistor from the GPO2 pin to VL or to DGND. The states of the pins are sensed while the CS8416
is being reset.
The signal timings for a read and write cycle are shown in Figures 12 and 13. A Start condition is defined
as a falling transition of SDA while the clock is high. A Stop condition is a rising transition while the clock is
high. All other transitions of SDA occur while the clock is low. The first byte sent to the CS8416 after a Start
condition consists of a 7-bit chip address field and a R/W bit (high for a read, low for a write). The upper 4
bits of the 7-bit address field are fixed at 0010. To communicate with a CS8416, the chip address field, which
is the first byte sent to the CS8416, should match 0010 followed by the settings of the AD2, AD1, and AD0
pins. The eighth bit of the address is the R/W bit. If the operation is a write, the next byte includes the Mem-
ory Address Pointer (MAP) which selects the register to be read or written. If the operation is a read, the
contents of the register pointed to by the MAP will be output. The MAP automatically increments, so data
from successive registers will appear consecutively. Each byte is separated by an acknowledge bit (ACK).
The ACK bit is output from the CS8416 after each input byte is read, and is input to the CS8416 from the
microcontroller after each transmitted byte.
Note that the read operation can not set the MAP, so an aborted write operation is used as a preamble. As
shown in Figure 13, the write operation is aborted after the acknowledge for the MAP byte by sending a stop
condition.
4
5
6
7
24 25
SCL
CHIP ADDRESS (WRITE)
MAP BYTE
DATA
DATA +1
START
ACK
STOP
ACK
0 0 1 0 AD2 AD1 AD0 0
SDA
6 5 4 3 2 1 0
7
6
1 0
7
6
1 0
7 6
1 0
0
1
2
3
8
9
12
16 17 18 19
10 11
13 14 15
27 28
26
DATA +n
0
Figure 12. Control Port Timing, IC Slave Mode Write
SCL
CHIP ADDRESS (WRITE)
MAP BYTE
DATA
DATA +1
START
ACK
STOP
ACK
SDA
CHIP ADDRESS (READ)
START
6
5
4
3 2 1 0
7
0
7
0
7
0
NO
16
8
9
12 13 14 15
4
5
6
7
0
1
20 21 22 23 24
26 27 28
2
3
10 11
17 18 19
25
ACK
DATA + n
STOP
0 0 1 0 AD2 AD1 AD0 0
0 0 1 0 AD2 AD1 AD0 1
0
Figure 13. Control Port Timing, IC Slave Mode Read
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VI-21J-IU-F2 | CONVERTER MOD DC/DC 36V 200W |
| SP3494EN-L/TR | IC TXRX RS485/RS422 LP 8NSOIC |
| SP3491EN-L/TR | IC TXRX RS485 FULL DUPLX 14NSOIC |
| AD7828BRZ-REEL | IC ADC 8BIT 8CHAN HS 28SOIC |
| AD7472BRZ | IC ADC 12BIT PARALLEL 24SOIC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CS8416-CNZ | 制造商:Cirrus Logic 功能描述:Receiver IC RoHS Compliant:Yes |
| CS8416-CNZR | 功能描述:音頻發(fā)送器、接收器、收發(fā)器 IC 192 kHz Digital Audio Receiver RoHS:否 制造商:Cirrus Logic 工作電源電壓:3.3 V, 5 V 電源電流:11.8 mA 通道數(shù)量:1 最大工作溫度:+ 70 C 接口類型:I2C, SPI 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TSSOP-28 封裝: |
| CS8416-CS | 制造商:CIRRUS 制造商全稱:Cirrus Logic 功能描述:192 kHZ DIGITAL AUDIO INTERFACE RECEIVER |
| CS8416-CSR | 制造商:Cirrus Logic 功能描述:- Tape and Reel |
| CS8416CSZ | 制造商:Cirrus Logic 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。