(Inputs: Logic 0 = 0 V, Logic 1 = VL; CL" />
鍙冩暩(sh霉)璩囨枡
鍨嬭櫉锛� CS8416-CNZ
寤犲晢锛� Cirrus Logic Inc
鏂囦欢闋佹暩(sh霉)锛� 2/37闋�
鏂囦欢澶�?銆�?/td> 0K
鎻忚堪锛� IC RCVR DGTL 192KHZ 28QFN COMM
妯�(bi膩o)婧�(zh菙n)鍖呰锛� 490
椤炲瀷锛� 鏁�(sh霉)瀛楅煶闋绘帴鍙f帴鏀跺櫒
鎳�(y墨ng)鐢細 鏁�(sh霉)瀛楅煶闋�
瀹夎椤炲瀷锛� 琛ㄩ潰璨艰
灏佽/澶栨锛� 28-QFN
渚涙噳(y墨ng)鍟嗚ō(sh猫)鍌欏皝瑁濓細 28-QFN 瑁搁湶鐒婄洡锛�5x5锛�
鍖呰锛� 绠′欢
鐢�(ch菐n)鍝佺洰閷勯爜闈細 759 (CN2011-ZH PDF)
閰嶇敤锛� 598-1017-ND - BOARD EVAL FOR CS8416 RCVR
鍏跺畠鍚嶇ū锛� 598-1723
10
DS578F3
CS8416
SWITCHING CHARACTERISTICS - CONTROL PORT - SPI MODE
(Inputs: Logic 0 = 0 V, Logic 1 = VL; CL = 20 pF)
Notes:
12. If Fs is lower than 46.875 kHz, the maximum CCLK frequency should be less than 128 Fs. This is dic-
tated by the timing requirements necessary to access the Channel Status memory. Access to the con-
trol register file can be carried out at the full 6 MHz rate. The minimum allowable input sample rate is
32 kHz, so choosing CCLK to be less than or equal to 4.1 MHz should be safe for all possible conditions.
13. Data must be held for sufficient time to bridge the transition time of CCLK.
14. For fsck <1 MHz.
Parameter
Symbol
Min
Max
Unit
CCLK Clock Frequency
fsck
06.0
MHz
CS High Time Between Transmissions
tcsh
1.0
-
s
CS Falling to CCLK Edge
tcss
20
-
ns
CCLK Low Time
tscl
66
-
ns
CCLK High Time
tsch
66
-
ns
CDIN to CCLK Rising Setup Time
tdsu
40
-
ns
CCLK Rising to DATA Hold Time
tdh
15
-
ns
CCLK Falling to CDOUT Stable
tpd
-50
ns
Rise Time of CDOUT
tr1
-25
ns
Fall Time of CDOUT
tf1
-25
ns
Rise Time of CCLK and CDIN
tr2
-100
ns
Fall Time of CCLK and CDIN
tr2
-100
ns
t r2
t f2
t dsu
t dh
t sch
t scl
CS
CCLK
CDIN
t css
t pd
CDOUT
t csh
Figure 3. SPI Mode Timing
鐩搁棞(gu膩n)PDF璩囨枡
PDF鎻忚堪
VI-21J-IU-F2 CONVERTER MOD DC/DC 36V 200W
SP3494EN-L/TR IC TXRX RS485/RS422 LP 8NSOIC
SP3491EN-L/TR IC TXRX RS485 FULL DUPLX 14NSOIC
AD7828BRZ-REEL IC ADC 8BIT 8CHAN HS 28SOIC
AD7472BRZ IC ADC 12BIT PARALLEL 24SOIC
鐩搁棞(gu膩n)浠g悊鍟�/鎶€琛�(sh霉)鍙冩暩(sh霉)
鍙冩暩(sh霉)鎻忚堪
CS8416-CNZ 鍒堕€犲晢:Cirrus Logic 鍔熻兘鎻忚堪:Receiver IC RoHS Compliant:Yes
CS8416-CNZR 鍔熻兘鎻忚堪:闊抽牷鐧�(f膩)閫佸櫒銆佹帴鏀跺櫒銆佹敹鐧�(f膩)鍣� IC 192 kHz Digital Audio Receiver RoHS:鍚� 鍒堕€犲晢:Cirrus Logic 宸ヤ綔闆绘簮闆诲:3.3 V, 5 V 闆绘簮闆绘祦:11.8 mA 閫氶亾鏁�(sh霉)閲�:1 鏈€澶у伐浣滄韩搴�:+ 70 C 鎺ュ彛椤炲瀷:I2C, SPI 瀹夎棰�(f膿ng)鏍�:SMD/SMT 灏佽 / 绠遍珨:TSSOP-28 灏佽:
CS8416-CS 鍒堕€犲晢:CIRRUS 鍒堕€犲晢鍏ㄧū:Cirrus Logic 鍔熻兘鎻忚堪:192 kHZ DIGITAL AUDIO INTERFACE RECEIVER
CS8416-CSR 鍒堕€犲晢:Cirrus Logic 鍔熻兘鎻忚堪:- Tape and Reel
CS8416CSZ 鍒堕€犲晢:Cirrus Logic 鍔熻兘鎻忚堪: