- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1991 > CS4351-DZZ (Cirrus Logic Inc)IC DAC STER 112DB 192KHZ 20TSSOP PDF資料下載
參數(shù)資料
| 型號(hào)： | CS4351-DZZ |
| 廠商： | Cirrus Logic Inc |
| 文件頁數(shù)： | 10/37頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC DAC STER 112DB 192KHZ 20TSSOP |
| 標(biāo)準(zhǔn)包裝： | 74 |
| 位數(shù)： | 24 |
| 數(shù)據(jù)接口： | 串行 |
| 轉(zhuǎn)換器數(shù)目： | 2 |
| 電壓電源： | 模擬和數(shù)字 |
| 功率耗散（最大）： | 354mW |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 20-TSSOP（0.173"，4.40mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 20-TSSOP |
| 包裝： | 托盤 |
| 輸出數(shù)目和類型： | 2 電壓，單極 |
| 采樣率（每秒）： | 192k |
| 配用： | 598-1152-ND - BOARD EVAL FOR CS4351 DAC |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁當(dāng)前第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁
18
DS566F1
CS4351
4.4.1
Stand-Alone Mode
When pulled to VL the DEM pin activates the 44.1 kHz de-emphasis filter. When pulled to GND the DEM
pin turns off the de-emphasis filter.
4.4.2
Control Port Mode
The Mode Control bits selects either the 32, 44.1, or 48 kHz de-emphasis filter. Please see Section 6.2.2
for the desired de-emphasis control.
4.5
Recommended Power-Up Sequence
4.5.1
Stand-Alone Mode
1.
Hold RST low until the power supplies and configuration pins are stable, and the master and left/right
clocks are locked to the appropriate frequencies, as discussed in Section 4.2. In this state, the control
port is reset to its default settings, VQ will remain low, and VBIAS will be connected to VA.
2.
Bring RST high. The device will remain in a low power state with VQ low and will initiate the Stand-
Alone power-up sequence after approximately 512 LRCK cycles in Single-Speed Mode (1024 LRCK
cycles in Double-Speed Mode, and 2048 LRCK cycles in Quad-Speed Mode).
4.5.2
Control Port Mode
1.
Hold RST low until the power supply is stable, and the master and left/right clocks are locked to the
appropriate frequencies, as discussed in Section 4.2. In this state, the control port is reset to its
default settings, VQ will remain low, and VBIAS will be connected to VA.
2.
Bring RST high. The device will remain in a low power state with VQ low.
3.
Perform a control port write to the CP_EN bit prior to the completion of approximately 512 LRCK
cycles in Single-Speed Mode (1024 LRCK cycles in Double-Speed Mode, and 2048 LRCK cycles in
Quad-Speed Mode). The desired register settings can be loaded while keeping the PDN bit set to 1.
4.
Set the PDN bit to 0. This will initiate the power-up sequence, which lasts approximately 50 s when
the POPG bit is set to 0. If the POPG bit is set to 1, see Section 4.6 for a complete description of
power-up timing.
4.6
Popguard Transient Control
The CS4351 uses a novel technique to minimize the effects of output transients during power-up and power-
down. This technology, when used with external DC-blocking capacitors in series with the audio outputs,
minimizes the audio transients commonly produced by single-ended single-supply converters. It is activated
inside the DAC when the RST pin is toggled and requires no other external control, aside from choosing the
appropriate DC-blocking capacitors.
4.6.1
Power-Up
When the device is initially powered-up, the audio outputs, AOUTA and AOUTB, are clamped to GND.
Following a delay of approximately 1000 sample periods, each output begins to ramp toward the quies-
cent voltage. Approximately 10,000 LRCK cycles later, the outputs reach VQ and audio output begins.
This gradual voltage ramping allows time for the external DC-blocking capacitors to charge to the quies-
cent voltage, minimizing audible power-up transients.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CS4352-DZZ | IC DAC STER 102DB 192KHZ 20TSSOP |
| CS4354-CSZ | IC DAC 24BIT SRL 14SOIC |
| CS4360-KZZ | IC DAC STER 6CH 102DB 28TSSOP |
| CS4361-CZZR | IC DAC STER 6CH 105DB 20-TSSOP |
| CS4362-KQZ | IC DAC 6CH 114DB 192KHZ 48LQFP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CS4351-DZZ/B | 功能描述:DAC, Audio 24 bit 192k SPI 20-TSSOP 制造商:cirrus logic inc. 系列:Popguard? 包裝:管件 零件狀態(tài):上次購買時(shí)間 類型:DAC，音頻 分辨率（位）:24 b 采樣率（每秒）:192k 數(shù)據(jù)接口:SPI 電壓源:模擬和數(shù)字 電壓 - 電源:3.13 V ~ 3.47 V，8.55 V ~ 12.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:20-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商器件封裝:20-TSSOP 標(biāo)準(zhǔn)包裝:74 |
| CS4351-DZZR | 功能描述:數(shù)模轉(zhuǎn)換器- DAC IC 112dB 24B 192kHz Str DAC w/Ln Drvr RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時(shí)間:1 us 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube |
| CS4351-DZZR/B | 功能描述:DAC, Audio 24 bit 192k SPI 20-TSSOP 制造商:cirrus logic inc. 系列:Popguard? 包裝:帶卷（TR） 零件狀態(tài):上次購買時(shí)間 類型:DAC，音頻 分辨率（位）:24 b 采樣率（每秒）:192k 數(shù)據(jù)接口:SPI 電壓源:模擬和數(shù)字 電壓 - 電源:3.13 V ~ 3.47 V，8.55 V ~ 12.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:20-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商器件封裝:20-TSSOP 標(biāo)準(zhǔn)包裝:4,000 |
| CS4352 | 制造商:CIRRUS 制造商全稱:Cirrus Logic 功能描述:192 kHz Stereo DAC with 2 Vrms Line Out |
| CS4352_07 | 制造商:CIRRUS 制造商全稱:Cirrus Logic 功能描述:192 kHz Stereo DAC with 2 Vrms Line Out |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。