- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1909 > CS4205-KQZ (Cirrus Logic Inc)IC CODEC AC97 I2S 48-LQFP PDF資料下載
參數(shù)資料
| 型號： | CS4205-KQZ |
| 廠商： | Cirrus Logic Inc |
| 文件頁數(shù)： | 47/81頁 |
| 文件大小： | 0K |
| 描述： | IC CODEC AC97 I2S 48-LQFP |
| 標準包裝： | 250 |
| 類型： | 音頻編解碼器 '97 |
| 數(shù)據(jù)接口： | 串行 |
| 分辨率（位）： | 18，20 b |
| ADC / DAC 數(shù)量： | 1 / 2 |
| 三角積分調(diào)變： | 是 |
| 動態(tài)范圍，標準 ADC / DAC (db)： | 90 / 90 |
| 電壓 - 電源，模擬： | 4.75 V ~ 5.25 V |
| 電壓 - 電源，數(shù)字： | 4.75 V ~ 5.25 V |
| 工作溫度： | 0°C ~ 70°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 48-LQFP |
| 供應(yīng)商設(shè)備封裝： | 48-TQFP（9x9） |
| 包裝： | 托盤 |
| 產(chǎn)品目錄頁面： | 754 (CN2011-ZH PDF) |
| 其它名稱： | 598-1182 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁當前第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁
CS4205
DS489PP4
51
5.35
BIOS-Driver Interface Control Registers (Index 6Eh, Address 0Ch - 0Dh)
E[15:0]
Event Configuration. The E[15:0] bits control the BIOS-Driver Interface mechanism.
Default
0000h
The BDI Config Register (Index 6Eh, Address 0Ch) enables BIOS-Driver communication for each possible event. If a
bit is ‘0’, the corresponding event will not be communicated. If a bit is ‘1’, the corresponding event will be communicated
by asserting the BDI bit in input slot 12. If an event occurs, the BIOS will ‘set’ the corresponding bit in the BDI Status
Register (Index 7Ah). This bit remains ‘set’ until it is cleared by the driver, acknowledging the event has been handled.
This behavior is equivalent to “non-sticky” (level sensitive) GPIO input pins.
The BDI Wakeup Register (Index 6Eh, Address 0Dh) provides a mask for determining if a BDI event will generate a
wakeup or GPIO_INT. If a bit is ‘0’, the corresponding event will not generate an interrupt. If a bit is ‘1’, the corresponding
event will generate an interrupt. Refer to the GPIO Pin Wakeup Mask Register (Index 52h) for details about wakeup
interrupts.
5.36
ZV Port Control/Status Registers (Index 6Eh, Address 0Eh - 0Fh)
ZVEN
ZV Port Input Enable. The ZVEN bit enables the reception of asynchronous serial data on the
ZLRCLK, ZSDATA, and ZSCLK pins. The ZVEN bit routes the left and right channel data from
the ZV Port to the asynchronous SRC (ASRC) and on to the ZV volume control. This bit also func-
tions as a powerdown control for the ASRC. When this bit is ‘cleared’, the ASRC is powered
down. To use the ZV Port and the ASRC, this bit must be ‘set’.
LOCK
ZV Port Locked. When ‘set’, the LOCK read-only bit indicates the ZV Port is receiving valid data
and the receiver has locked on to the data stream. If this bit is ‘cleared’, no valid data are received
on the ZV Port and the ZV input to the digital mixer will be muted.
Ph[24:0]
Phase Increment. The Ph[24:0] bits contain the current Phase Increment used by the ASRC. The
current sample rate can be determined by Fsin = Fsout*Ph/16,777,216, where Fsout is 48 kHz.
For more information on how to use these bits see Section 7, ZV Port.
Default
0000h
5.37
BIOS-Driver Interface Status Register (Index 7Ah)
E[15:0]
Event Status. This register, in conjunction with the BIOS-Driver Interface Control Registers (In-
dex 6Eh, Address 0Ch - 0Dh), controls the BIOS-Driver Interface mechanism.
D15
D14
D13
D12
D11
D10
D9
D8
D7
D6
D5
D4
D3
D2
D1
D0
E15
E14
E13
E12
E11
E10
E9
E8
E7
E6
E5
E4
E3
E2
E1
E0
D15
D14
D13
D12
D11
D10
D9
D8
D7
D6
D5
D4
D3
D2
D1
D0
ZVEN LOCK
0
Ph24
Ph23
Ph22
Ph21
Ph20
Ph19
Ph18
Ph17
Ph16
Ph15
Ph14
Ph13
Ph12
Reserved
Ph11
Ph10
Ph9
Ph8
Ph7
Ph6
Ph5
Ph4
Ph3
Ph2
Ph1
Ph0
Register Address
Function
0Eh
ZV Port Control/Stat 1
0Fh
ZV Port Control/Stat 2
Table 21. ZV Port Control/Status Register Index
D15
D14
D13
D12
D11
D10
D9
D8
D7
D6
D5
D4
D3
D2
D1
D0
E15
E14
E13
E12
E11
E10
E9
E8
E7
E6
E5
E4
E3
E2
E1
E0
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CS4207-DNZ | IC CODEC AUD HDPN AMP AUTO 48QFN |
| CS4265-CNZ | IC CODEC 24BIT 104DB 32QFN |
| CS4270-DZZ | IC CODEC 24BIT 105DB 24TSSOP |
| CS4271-DZZ | IC CODEC 24BIT 114DB 28-TSSOP |
| CS4272-DZZ | IC CODEC 24BIT 114DB 28-TSSOP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CS4205-KQZR | 功能描述:接口—CODEC IC AC’97 Codec for Docking Stations RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉(zhuǎn)換速率:48 kSPs 接口類型:I2C ADC 數(shù)量:2 DAC 數(shù)量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel |
| CS4207 | 制造商:CIRRUS 制造商全稱:Cirrus Logic 功能描述:Low-power, 4-in / 6-out HD Audio CODEC with Headphone Amp |
| CS4207-CNZ | 功能描述:接口—CODEC IC Lo Pwr,4/6 HD Aud Codec w/HP Amp RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉(zhuǎn)換速率:48 kSPs 接口類型:I2C ADC 數(shù)量:2 DAC 數(shù)量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel |
| CS4207-CNZ/C1 | 制造商:CIRRUS 制造商全稱:Cirrus Logic 功能描述:Low-power, 4-in / 6-out HD Audio CODEC with Headphone Amp |
| CS4207-CNZR | 功能描述:接口—CODEC IC Lo Pwr,4/6 HD Aud Codec w/HP Amp RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉(zhuǎn)換速率:48 kSPs 接口類型:I2C ADC 數(shù)量:2 DAC 數(shù)量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。