5.12 General Purpose Register (Index 20h) POP PCM Out Path. When ‘clear’, the PCM out path is mixed pre 3D. When ‘set" />
參數(shù)資料
型號: CS4205-KQZ
廠商: Cirrus Logic Inc
文件頁數(shù): 28/81頁
文件大?。?/td> 0K
描述: IC CODEC AC97 I2S 48-LQFP
標準包裝: 250
類型: 音頻編解碼器 '97
數(shù)據(jù)接口: 串行
分辨率(位): 18,20 b
ADC / DAC 數(shù)量: 1 / 2
三角積分調變:
動態(tài)范圍,標準 ADC / DAC (db): 90 / 90
電壓 - 電源,模擬: 4.75 V ~ 5.25 V
電壓 - 電源,數(shù)字: 4.75 V ~ 5.25 V
工作溫度: 0°C ~ 70°C
安裝類型: 表面貼裝
封裝/外殼: 48-LQFP
供應商設備封裝: 48-TQFP(9x9)
包裝: 托盤
產(chǎn)品目錄頁面: 754 (CN2011-ZH PDF)
其它名稱: 598-1182
CS4205
34
DS489PP4
5.12
General Purpose Register (Index 20h)
POP
PCM Out Path. When ‘clear’, the PCM out path is mixed pre 3D. When ‘set’, the PCM out path
is mixed post 3D.
ST
Stereo Enhancement Enable. When ‘set’, the ST bit enables the simulated stereo enhance-
ment via the SRS Mono algorithm.
3D
3D Enable. When ‘set’, the 3D bit enables the 3D stereo enhancement via the SRS Stereo
algorithm.
LD
Loudness Enable. When ‘set’, the LD bit enables the loudness or “bass boost” via the equal-
izer algorithm.
MIX
Mono Output Path. This bit controls the source of the mono output driver. When ‘clear’, the
output of the stereo-to-mono mixer is sent to the mono output. When ‘set’, the output of the
microphone boost stage is sent to the mono output. The source of the stereo-to-mono mixer
is controlled by the TMM bit in the AC Mode Control Register (Index 5Eh). The source of the
microphone boost stage is controlled by the MS bit in the General Purpose Register
(Index 20h).
MS
Microphone Select. The MS bit determines which of the two Mic inputs are passed to the mix-
er. When ‘set’, the MIC2 input is selected. When ‘clear’, the MIC1 input is selected.
LPBK
Loopback Enable. When ‘set’, the LPBK bit enables the ADC/DAC Loopback Mode. This bit
routes the output of the ADCs to the input of the DACs without involving the AC-link.
Default
0000h
5.13
3D Control Register (Index 22h)
CR[3:0]
Center Control. The CR[3:0] bits control the amount of the sum signal, (L+R), that is added
to the final left and right digital signals.
DP[3:0]
Depth Control. The DP[3:0] bits control the amount of processed difference signal, (L-R)p,
that is added to the final left and right digital signals.
Default
0000h. This value corresponds to -22.5 dB center and depth attenuation.
This register is used to control the center and depth of the SRS stereo enhancement function in the effects engine.
Each step corresponds to 1.5 dB gain adjustment, with a total available range from 0 dB to -22.5 dB attenuation.
The recommended starting point for listening is -12 dB center attenuation and -4.5 dB depth attenuation, a register
value of 070Ch.
D15
D14
D13
D12
D11
D10
D9
D8
D7
D6
D5
D4
D3
D2
D1
D0
POP
ST
3D
LD
0
MIX
MS
LPBK
0
D15
D14
D13
D12
D11
D10
D9
D8
D7
D6
D5
D4
D3
D2
D1
D0
0
CR3
CR2
CR1
CR0
0
DP3
DP2
DP1
DP0
相關PDF資料
PDF描述
CS4207-DNZ IC CODEC AUD HDPN AMP AUTO 48QFN
CS4265-CNZ IC CODEC 24BIT 104DB 32QFN
CS4270-DZZ IC CODEC 24BIT 105DB 24TSSOP
CS4271-DZZ IC CODEC 24BIT 114DB 28-TSSOP
CS4272-DZZ IC CODEC 24BIT 114DB 28-TSSOP
相關代理商/技術參數(shù)
參數(shù)描述
CS4205-KQZR 功能描述:接口—CODEC IC AC’97 Codec for Docking Stations RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉換速率:48 kSPs 接口類型:I2C ADC 數(shù)量:2 DAC 數(shù)量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel
CS4207 制造商:CIRRUS 制造商全稱:Cirrus Logic 功能描述:Low-power, 4-in / 6-out HD Audio CODEC with Headphone Amp
CS4207-CNZ 功能描述:接口—CODEC IC Lo Pwr,4/6 HD Aud Codec w/HP Amp RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉換速率:48 kSPs 接口類型:I2C ADC 數(shù)量:2 DAC 數(shù)量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel
CS4207-CNZ/C1 制造商:CIRRUS 制造商全稱:Cirrus Logic 功能描述:Low-power, 4-in / 6-out HD Audio CODEC with Headphone Amp
CS4207-CNZR 功能描述:接口—CODEC IC Lo Pwr,4/6 HD Aud Codec w/HP Amp RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉換速率:48 kSPs 接口類型:I2C ADC 數(shù)量:2 DAC 數(shù)量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel