- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄223608 > COPCSH984XXX/WM (NATIONAL SEMICONDUCTOR CORP) 8-BIT, MROM, 10 MHz, MICROCONTROLLER, PDSO28 PDF資料下載
參數(shù)資料
| 型號： | COPCSH984XXX/WM |
| 廠商： | NATIONAL SEMICONDUCTOR CORP |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 8-BIT, MROM, 10 MHz, MICROCONTROLLER, PDSO28 |
| 封裝： | SOIC-28 |
| 文件頁數(shù)： | 9/60頁 |
| 文件大?。?/td> | 693K |
| 代理商： | COPCSH984XXX/WM |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁當前第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁
Data Memory Segment RAM
Extension (Continued)
0200 to 027F for data segment 2, etc., up to FF00 to FF7F
for data segment 255. The base address range from 0000 to
007F represents data segment 0.
Figure 5 illustrates how the S register data memory exten-
sion is used in extending the lower half of the base address
range (00 to 7F hex) into 256 data segments of 128 bytes
each, with a total addressing range of 32 kbytes from XX00
to XX7F. This organization allows a total of 256 data seg-
ments of 128 bytes each with an additional upper base seg-
ment of 128 bytes. Furthermore, all addressing modes are
available for all data segments. The S register must be
changed under program control to move from one data seg-
ment (128 bytes) to another. However, the upper base seg-
ment (containing the 16 memory registers, I/O registers,
control registers, etc.) is always available regardless of the
contents of the S register, since the upper base segment
(address range 0080 to 00FF) is independent of data seg-
ment extension.
The instructions that utilize the stack pointer (SP) always ref-
erence the stack as part of the base segment (Segment 0),
regardless of the contents of the S register. The S register is
not changed by these instructions. Consequently, the stack
(used with subroutine linkage and interrupts) is always lo-
cated in the base segment. The stack pointer will be intitial-
ized to point at data memory location 006F as a result of re-
set.
The 128 bytes of RAM contained in the base segment are
split between the lower and upper base segments. The first
112 bytes of RAM are resident from address 0000 to 006F in
the lower base segment, while the remaining 16 bytes of
RAM represent the 16 data memory registers located at ad-
dresses 00F0 to 00FF of the upper base segment. No RAM
is located at the upper sixteen addresses (0070 to 007F) of
the lower base segment.
Additional RAM beyond these initial 128 bytes, however, will
always be memory mapped in groups of 128 bytes (or less)
at the data segment address extensions (XX00 to XX7F) of
the lower base segment. The additional bytes of RAM are
memory mapped from segment 1 up through segment 3 (see
Figure 5).
Reset
The RESET input when pulled low initializes the microcon-
troller. Initialization will occur whenever the RESET input is
pulled low. Upon initialization, the data and configuration
registers for ports L, G and C are cleared, resulting in these
Ports being initialized to the TRI-STATE mode. Pin G1 of the
G Port is an exception (as noted below) since pin G1 is dedi-
cated as the WATCHDOG and/or Clock Monitor error output
pin. Port D is set high. The PC, PSW, ICNTRL, CNTRL,
T2CNTRL and T3CNTRL control registers are cleared. The
USART registers PSR, ENU (except that TBMT bit is set),
ENUR and ENUI are cleared. The Comparator Select Regis-
ter is cleared. The S register is initialized to zero. The
Multi-Input Wakeup registers WKEN and WKEDG are
cleared. Wakeup register WKPND is unknown. The stack
pointer, SP, is initialized to 6F hex.
The device comes out of reset with both the WATCHDOG
logic and the Clock Monitor detector armed, with the
WATCHDOG service window bits set and the Clock Monitor
bit set. The WATCHDOG and Clock Monitor circuits are in-
hibited during reset. The WATCHDOG service window bits
being initialized high default to the maximum WATCHDOG
service window of 64k t
C clock cycles. The Clock Monitor bit
being initialized high will cause a Clock Monitor error follow-
ing reset if the clock has not reached the minimum specified
frequency at the termination of reset. A Clock Monitor error
will cause an active low error output on pin G1. This error
output will continue until 16 t
C–32 tC clock cycles following
the clock frequency reaching the minimum specified value,
at which time the G1 output will enter the TRI-STATE mode.
The external RC network shown in
Figure 6 should be used
to ensure that the RESET pin is held low until the power sup-
ply to the chip stabilizes.
DS012829-6
*Reads as all ones.
FIGURE 5. RAM Organization
COP888xG/CS
Family
www.national.com
17
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CP-8-D-2-TS1-TP | INTERCONNECTION DEVICE |
| CP2-SAB1100#NAME | TWO PART BOARD CONNECTOR |
| CP2-SAB1250#NAME | TWO PART BOARD CONNECTOR |
| CP2-SAB950#NAME | TWO PART BOARD CONNECTOR |
| CP20420CPGA155B-0C | FPGA, 4200 GATES, CPGA155 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| COPEG884-AQC/WM/SP110451 | 功能描述:IC MCU 8BIT 制造商:texas instruments 系列:* 零件狀態(tài):最後搶購 標準包裝:1 |
| COPEG884-AVW/WM | 制造商:Texas Instruments 功能描述: |
| COPEG884-CHP/WM/E7001546 | 制造商:Texas Instruments 功能描述: |
| COPEG888 | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:8-Bit Microcontroller with UART and Three Multi-Function Timers |
| COPH-030 | 制造商:edco liebert 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。