- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄223608 > COPCSH984XXX/WM (NATIONAL SEMICONDUCTOR CORP) 8-BIT, MROM, 10 MHz, MICROCONTROLLER, PDSO28 PDF資料下載
參數(shù)資料
| 型號： | COPCSH984XXX/WM |
| 廠商： | NATIONAL SEMICONDUCTOR CORP |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 8-BIT, MROM, 10 MHz, MICROCONTROLLER, PDSO28 |
| 封裝： | SOIC-28 |
| 文件頁數(shù)： | 21/60頁 |
| 文件大?。?/td> | 693K |
| 代理商： | COPCSH984XXX/WM |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁當前第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁
USART Operation (Continued)
USART INTERRUPTS
The USART is capable of generating interrupts. Interrupts
are generated on Receive Buffer Full and Transmit Buffer
Empty. Both interrupts have individual interrupt vectors. Two
bytes of program memory space are reserved for each inter-
rupt vector. The two vectors are located at addresses 0xEC
to 0xEF Hex in the program memory space. The interrupts
can be individually enabled or disabled using Enable Trans-
mit Interrupt (ETI) and Enable Receive Interrupt (ERI) bits in
the ENUI register.
The interrupt from the Transmitter is set pending, and re-
mains pending, as long as both the TBMT and ETI bits are
set. To remove this interrupt, software must either clear the
ETI bit or write to the TBUF register (thus clearing the TBMT
bit).
The interrupt from the receiver is set pending, and remains
pending, as long as both the RBFL and ERI bits are set. To
remove this interrupt, software must either clear the ERI bit
or read from the RBUF register (thus clearing the RBFL bit).
Baud Clock Generation
The clock inputs to the transmitter and receiver sections of
the USART can be individually selected to come either from
an external source at the CKX pin (port L, pin L1) or from a
source selected in the PSR and BAUD registers. Internally,
the basic baud clock is created from the oscillator frequency
through a two-stage divider chain consisting of a 1–16 (in-
crements of 0.5) prescaler and an 11-bit binary counter. (
Fig-
ure 14). The divide factors are specified through two read/
write registers shown in
Figure 15. Note that the 11-bit Baud
Rate Divisor spills over into the Prescaler Select Register
(PSR). PSR is cleared upon reset.
As shown in
Table 6, a Prescaler Factor of 0 corresponds to
NO CLOCK. This condition is the USART power down mode
where the USART clock is turned off for power saving pur-
pose. The user must also turn the USART clock off when a
different baud rate is chosen.
The correspondences between the 5-bit Prescaler Select
and Prescaler factors are shown in
Table 6. There are many
ways to calculate the two divisor factors, but one particularly
effective method would be to achieve a 1.8432 MHz fre-
quency coming out of the first stage. The 1.8432 MHz pres-
caler output is then used to drive the software programmable
baud rate counter to create a 16x clock for the following baud
rates: 110, 134.5, 150, 300, 600, 1200, 1800, 2400, 3600,
4800, 7200, 9600, 19200 and 38400 (
Table 1). Other baud
rates may be created by using appropriate divisors. The 16x
clock is then divided by 16 to provide the rate for the serial
shift registers of the transmitter and receiver.
DS012829-15
FIGURE 13. Framing Formats
COP888xG/CS
Family
www.national.com
28
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CP-8-D-2-TS1-TP | INTERCONNECTION DEVICE |
| CP2-SAB1100#NAME | TWO PART BOARD CONNECTOR |
| CP2-SAB1250#NAME | TWO PART BOARD CONNECTOR |
| CP2-SAB950#NAME | TWO PART BOARD CONNECTOR |
| CP20420CPGA155B-0C | FPGA, 4200 GATES, CPGA155 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| COPEG884-AQC/WM/SP110451 | 功能描述:IC MCU 8BIT 制造商:texas instruments 系列:* 零件狀態(tài):最後搶購 標準包裝:1 |
| COPEG884-AVW/WM | 制造商:Texas Instruments 功能描述: |
| COPEG884-CHP/WM/E7001546 | 制造商:Texas Instruments 功能描述: |
| COPEG888 | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:8-Bit Microcontroller with UART and Three Multi-Function Timers |
| COPH-030 | 制造商:edco liebert 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復。