參數(shù)資料
型號: COP8SEC520M
廠商: NATIONAL SEMICONDUCTOR CORP
元件分類: 微控制器/微處理器
英文描述: 8-Bit CMOS ROM Based and OTP Microcontrollers with 4k Memory and 128 Bytes EERAM
中文描述: 8-BIT, MROM, 10 MHz, MICROCONTROLLER, PDSO20
封裝: PLASTIC, SOP-20
文件頁數(shù): 32/47頁
文件大?。?/td> 491K
代理商: COP8SEC520M
10.0 MICROWIRE/PLUS
(Continued)
10.1.2 MICROWIRE/PLUS Slave Mode Operation
In the MICROWIRE/PLUS Slave mode of operation the SK
clock is generated by an external source. Setting the MSEL
bit in the CNTRL register enables the SO and SK functions
onto the G Port. The SK pin must be selected as an input
and the SO pin is selected as an output pin by setting and re-
setting the appropriate bits in the Port G configuration regis-
ter. Table 9 summarizes the settings required to enter the
Slave mode of operation.
TABLE 9. MICROWIRE/PLUS Mode Settings
This table assumes that the control flag MSEL is set.
G4 (SO)
Config. Bit
1
G5 (SK)
Config. Bit
1
G4
Fun.
SO
G5
Fun.
Int.
SK
Int.
SK
Ext.
SK
Ext.
SK
Operation
MICROWIRE/PLUS
Master
MICROWIRE/PLUS
Master
MICROWIRE/PLUS
Slave
MICROWIRE/PLUS
Slave
0
1
TRI-
STATE
SO
1
0
0
0
TRI-
STATE
The user must set the BUSY flag immediately upon entering
the Slave mode. This ensures that all data bits sent by the
Master is shifted properly. After eight clock pulses the BUSY
flag is clear, the shift clock is stopped, and the sequence
may be repeated.
10.1.3 Alternate SK Phase Operation and SK Idle
Polarity
The device allows either the normal SK clock or an alternate
phase SK clock to shift data in and out of the SIO register. In
both the modes the SK idle polarity can be either high or low.
The polarity is selected by bit 5 of Port G data register. In the
normal mode data is shifted in on the rising edge of the SK
clock and the data is shifted out on the falling edge of the SK
clock. In the alternate SK phase operation, data is shifted in
on the falling edge of the SK clock and shifted out on the ris-
ing edge of the SK clock. Bit 6 of Port G configuration regis-
ter selects the SK edge.
A control flag, SKSEL, allows either the normal SK clock or
the alternate SK clock to be selected. Resetting SKSEL
causes the MICROWIRE/PLUS logic to be clocked from the
normal SK signal. Setting the SKSEL flag selects the alter-
nate SK clock. The SKSEL is mapped into the G6 configura-
tion bit. The SKSEL flag will power up in the reset condition,
selecting the normal SK signal.
TABLE 10. MICROWIRE/PLUS Shift Clock Polarity and Sample/Shift Phase
Port G
SK Phase
G6 (SKSEL)
Config. Bit
0
1
0
1
G5 Data
Bit
0
0
1
1
SO Clocked Out
On:
SK Falling Edge
SK Rising Edge
SK Rising Edge
SK Falling Edge
SI Sampled On:
SK Idle
Phase
Low
Low
High
High
Normal
Alternate
Alternate
Normal
SK Rising Edge
SK Falling Edge
SK Falling Edge
SK Rising Edge
DS100973-33
FIGURE 22. MICROWIRE/PLUS SPI Mode Interface Timing, Normal SK Mode, SK Idle Phase being Low
DS100973-34
FIGURE 23. MICROWIRE/PLUS SPI Mode Interface Timing, Alternate SK Mode, SK Idle Phase being Low
www.national.com
32
相關(guān)PDF資料
PDF描述
COP8SER7-RE 8-Bit CMOS ROM Based and OTP Microcontrollers with 4k Memory and 128 Bytes EERAM
COP8SE 8-Bit CMOS ROM Based and OTP Microcontrollers with 4k Memory and 128 Bytes EERAM(8位基于CMOS ROM和一次可編程的帶4K存儲(chǔ)器和128字節(jié)的EERAM微控制器)
COP8SGA928D3 8-Bit CMOS ROM Based and OTP Microcontrollers with 8k to 32k Memory, Two Comparators and USART
COP8SGA5DWF9 8-Bit CMOS ROM Based and OTP Microcontrollers with 8k to 32k Memory, Two Comparators and USART
COP8SGB5DWF9 8-Bit CMOS ROM Based and OTP Microcontrollers with 8k to 32k Memory, Two Comparators and USART
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
COP8SEC520M7 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit Microcontroller
COP8SEC520M8 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit Microcontroller
COP8SEC5A_ECOHA0NB WAF 制造商:Texas Instruments 功能描述:
COP8SER720M8-RE 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MICROCONTROLLER|8-BIT|COP800 CPU|CMOS|SOP|20PIN|PLASTIC
COP8SER720M8-XE 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MICROCONTROLLER|8-BIT|COP800 CPU|CMOS|SOP|20PIN|PLASTIC