參數(shù)資料
型號(hào)： COP8SBR9KMT8
廠(chǎng)商： NATIONAL SEMICONDUCTOR CORP
元件分類(lèi)： 微控制器/微處理器
英文描述： 8-Bit CMOS Flash Based Microcontroller with 32k Memory, Virtual EEPROM and Brownout
中文描述： 8-BIT, FLASH, 20 MHz, MICROCONTROLLER, PDSO56
封裝： TSSOP-56
文件頁(yè)數(shù)： 32/80頁(yè)
文件大?。?/td> 972K
代理商： COP8SBR9KMT8
11.0 In-System Programming
(Continued)
TABLE 11. User ISP/Virtual E
2
Entry Points
(Continued)
Command
Entry Point
0x00
N/A
Command/
Label
uwisp
Function
Parameters
Return Data
MICROWIRE/
PLUS
ISP Start
N/A (Device will be in
MICROWIRE/PLUS ISP Mode. Must be
terminated by MICROWIRE/PLUS ISP
EXIT command which will Reset the
device)
TABLE 12. Register and Bit Name Definitions
Register
Name
Purpose
RAM
Location
0xA9
0xA8
0xAB
ISPADHI
ISPADLO
ISPWR
High byte of Flash Memory Address
Low byte of Flash Memory Address
The user must store the byte to be written into this register before jumping into the
write byte routine.
Data will be returned to this register after the read byte routine execution.
The ISPKEY Register is required to validate the JSRB instruction and must be loaded
within 6 instruction cycles before the JSRB.
Holds the count of the number of bytes to be read or written in block operations.
Write Timing Register. This register must be loaded, by the user, with the proper value
before execution of any USER ISP Write or Erase operation. Refer to
Table 8
for the
correct value.
The user must place this code in the accumulator before execution of a Flash Memory
Mass Erase command.
Must be transferred to the ISPKEY register before execution of a JSRB instruction.
ISPRD
ISPKEY
0xAA
0xE2
BYTECOUNTLO
PGMTIM
0xF1
0xE1
Confirmation Code
A
KEY
0x98
11.9 RESTRICTIONS ON SOFTWARE WHEN CALLING
ISP ROUTINES IN BOOT ROM
1.
The hardware will disable interrupts from occurring. The
hardware will leave the GIE bit in its current state, and if
set, the hardware interrupts will occur when execution is
returned to Flash Memory. Subsequent interrupts, dur-
ing ISP operation, from the same interrupt source will be
lost.
Interrupts may occur between setting the KEY
and executing the JSRB instruction. In this case, the
KEY will expire before the JSRB is executed. It is,
therefore, recommended that the software globally
disable interrupts before setting the Key.
2.
The security feature in the MICROWIRE/PLUS ISP is
guaranteed by software and not hardware. When ex-
ecuting the MICROWIRE/PLUS ISP routine, the security
bit is checked prior to performing all instructions. Only
the mass erase command, write PGMTIM register, and
reading the Option register is permitted within the
MICROWIRE/PLUS ISP routine. When the user is per-
forming his own ISP, all commands are permitted. The
entry points from the user’s ISP code do not check for
security. It is the burden of the user to guarantee his own
security. See the Security bit description in
10.5 OPTION
REGISTER
for more details on security.
3.
When using any of the ISP functions in Boot ROM, the
ISP routines will service the WATCHDOG within the
selected upper window. Upon return to flash memory,
the WATCHDOG is serviced, the lower window is en-
abled, and the user can service the WATCHDOG any-
time following exit from Boot ROM, but must service it
within the selected upper window to avoid a WATCH-
DOG error.
Block Writes can start anywhere in the page of Flash
memory, but cannot cross half page or full page bound-
aries.
The user must ensure that a page erase or a mass
erase is executed between two consecutive writes to
the same location in Flash memory. Two writes to
the same location without an intervening erase will
produce unpredicatable results including possible
disturbance of unassociated locations.
4.
5.
11.10 FLASH MEMORY DURABILITY CONSIDERATIONS
The endurance of the Flash Memory (number of possible
Erase/Write cycles) is a function of the erase time and the
lowest temperature at which the erasure occurs. If the device
is to be used at low temperature, additional erase operations
can be used to extend the erase time. The user can deter-
mine how many times to erase a page based on what
endurance is desired for the application (e.g. four page
erase cycles, each time a page erase is done, may be
required to achieve the typical 100k Erase/Write cycles in an
application which may be operating down to 0C). Also, the
customer can verify that the entire page is erased, with
software, and request additional erase operations if desired.
C
www.national.com
32
相關(guān)PDF資料
PDF描述
COP8SCR9KMT8 8-Bit CMOS Flash Based Microcontroller with 32k Memory, Virtual EEPROM and Brownout
COP8SDR9KMTA8 8-Bit CMOS Flash Based Microcontroller with 32k Memory, Virtual EEPROM and Brownout
COP8SCR9IMT7 8-Bit CMOS Flash Based Microcontroller with 32k Memory, Virtual EEPROM and Brownout
COP8SDR9IMT7 8-Bit CMOS Flash Based Microcontroller with 32k Memory, Virtual EEPROM and Brownout
COP8SBR9IMT8 8-Bit CMOS Flash Based Microcontroller with 32k Memory, Virtual EEPROM and Brownout
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
COP8SBR9LVA8 功能描述:8位微控制器 -MCU RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線(xiàn)寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT
COP8SBR9LVA8/NOPB 功能描述:8位微控制器 -MCU RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線(xiàn)寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT
COP8SBR9LVA8NOPB 制造商:National Semiconductor 功能描述:MCU 8-bit COP8 CISC 32KB Flash 3.3V/5V 68-Pin PLCC Rail
COP8SCE9 制造商:未知廠(chǎng)家 制造商全稱(chēng):未知廠(chǎng)家 功能描述:
COP8SCE9HLQ7 制造商:NSC 制造商全稱(chēng):National Semiconductor 功能描述:8-Bit CMOS Flash Microcontroller with 8k Memory, Virtual EEPROM and Brownout Reset
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠(chǎng)商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*