- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄379934 > COP8SBR9KMT8 (NATIONAL SEMICONDUCTOR CORP) 8-Bit CMOS Flash Based Microcontroller with 32k Memory, Virtual EEPROM and Brownout PDF資料下載
參數(shù)資料
| 型號(hào)： | COP8SBR9KMT8 |
| 廠商： | NATIONAL SEMICONDUCTOR CORP |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 8-Bit CMOS Flash Based Microcontroller with 32k Memory, Virtual EEPROM and Brownout |
| 中文描述： | 8-BIT, FLASH, 20 MHz, MICROCONTROLLER, PDSO56 |
| 封裝： | TSSOP-56 |
| 文件頁數(shù)： | 22/80頁 |
| 文件大?。?/td> | 972K |
| 代理商： | COP8SBR9KMT8 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁當(dāng)前第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁
10.0 Functional Description
(Continued)
RANDOM after RESET at power-on
T2CNTRL: CLEARED
T3CNTRL: CLEARED
HSTCR: CLEARED
ITMR: Cleared except Bit 6 (HSON) = 1
Accumulator, Timer 1, Timer 2 and Timer 3:
RANDOM after RESET
WKEN, WKEDG: CLEARED
WKPND: RANDOM
SP (Stack Pointer):
Initialized to RAM address 06F Hex
B and X Pointers:
UNAFFECTED after RESET with power already applied
RANDOM after RESET at power-on
S Register: CLEARED
RAM:
UNAFFECTED after RESET with power already applied
RANDOM after RESET at power-on
USART:
PSR, ENU, ENUR, ENUI: Cleared except the TBMT bit
which is set to one.
ISP CONTROL:
ISPADLO: CLEARED
ISPADHI: CLEARED
PGMTIM: PRESET TO VALUE FOR 10 MHz CKI
WATCHDOG (if enabled):
The device comes out of reset with both the WATCH-
DOG logic and the Clock Monitor detector armed, with
the WATCHDOG service window bits set and the
Clock Monitor bit set. The WATCHDOG and Clock
Monitor
circuits
are
inhibited
WATCHDOG service window bits being initialized high
default to the maximum WATCHDOG service window
of 64k T0 clock cycles. The Clock Monitor bit being
initialized high will cause a Clock Monitor error follow-
ing reset if the clock has not reached the minimum
specified frequency at the termination of reset. A Clock
Monitor error will cause an active low error output on
pin G1. This error output will continue until 16–32 T0
clock cycles following the clock frequency reaching the
minimum specified value, at which time the G1 output
will go high.
during
reset. The
10.7.1 External Reset
The RESET input when pulled low initializes the device. The
RESET pin must be held low for a minimum of one instruc-
tion cycle to guarantee a valid reset. During Power-Up ini-
tialization, the user must ensure that the RESET pin of a
device without the Brownout Reset feature is held low until
the device is within the specified V
CC
voltage. Any rising
edge on the RESET pin while V
operating range may cause unpredictable results. An R/C
circuit on the RESET pin with a delay 5 times (5x) greater
than the power supply rise time is recommended. Reset
should also be wide enough to ensure crystal start-up upon
Power-Up.
RESET may also be used to cause an exit from the HALT
mode.
A recommended reset circuit for this device is shown in
Figure 9
.
10.7.2 On-Chip Brownout Reset
When enabled, the device generates an internal reset as
V
CC
rises. While V
CC
is less than the specified brownout
voltage (V
bor
), the device is held in the reset condition and
the Idle Timer is preset with 00Fx (240–256 t
C
). When V
CC
reaches a value greater than V
bor
, the Idle Timer starts
counting down. Upon underflow of the Idle Timer, the internal
reset is released and the device will start executing instruc-
tions. This internal reset will perform the same functions as
external reset. Once V
is above the V
and this initial Idle
Timer time-out takes place, instruction execution begins and
the Idle Timer can be used normally. If, however, V
drops
below the selected V
, an internal reset is generated, and
the Idle Timer is preset with 00Fx. The device now waits until
V
is greater than V
and the countdown starts over.
When enabled, the functional operation of the device, at
frequency, is guaranteed down to the V
bor
level.
One exception to the above is that the brownout circuit will
insert a delay of approximately 3 ms on power up or any time
the V
drops below a voltage of about 1.8V. The device will
be held in Reset for the duration of this delay before the Idle
Timer starts counting the 240 to 256 t
. This delay starts as
soon as the V
rises above the trigger voltage (approxi-
mately 1.8V). This behavior is shown in
Figure 10
.
10138912
FIGURE 9. Reset Circuit Using External Reset
C
www.national.com
22
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| COP8SCR9KMT8 | 8-Bit CMOS Flash Based Microcontroller with 32k Memory, Virtual EEPROM and Brownout |
| COP8SDR9KMTA8 | 8-Bit CMOS Flash Based Microcontroller with 32k Memory, Virtual EEPROM and Brownout |
| COP8SCR9IMT7 | 8-Bit CMOS Flash Based Microcontroller with 32k Memory, Virtual EEPROM and Brownout |
| COP8SDR9IMT7 | 8-Bit CMOS Flash Based Microcontroller with 32k Memory, Virtual EEPROM and Brownout |
| COP8SBR9IMT8 | 8-Bit CMOS Flash Based Microcontroller with 32k Memory, Virtual EEPROM and Brownout |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| COP8SBR9LVA8 | 功能描述:8位微控制器 -MCU RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT |
| COP8SBR9LVA8/NOPB | 功能描述:8位微控制器 -MCU RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT |
| COP8SBR9LVA8NOPB | 制造商:National Semiconductor 功能描述:MCU 8-bit COP8 CISC 32KB Flash 3.3V/5V 68-Pin PLCC Rail |
| COP8SCE9 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述: |
| COP8SCE9HLQ7 | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:8-Bit CMOS Flash Microcontroller with 8k Memory, Virtual EEPROM and Brownout Reset |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。