- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄379929 > COP688CL (National Semiconductor Corporation) 8-Bit Microcontroller(8位微控制器) PDF資料下載
參數(shù)資料
| 型號： | COP688CL |
| 廠商： | National Semiconductor Corporation |
| 元件分類： | 8位微控制器 |
| 英文描述： | 8-Bit Microcontroller(8位微控制器) |
| 中文描述： | 8位微控制器（8位微控制器） |
| 文件頁數(shù)： | 15/41頁 |
| 文件大小： | 565K |
| 代理商： | COP688CL |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁當(dāng)前第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁
Functional Description
(Continued)
DATA MEMORY
The data memory address space includes the on-chip RAM
and data registers, the I/O registers (Configuration, Data and
Pin), the control registers, the MICROWIRE/PLUS SIO shift
register, and the various registers, and counters associated
with the timers (with the exception of the IDLE timer). Data
memory is addressed directly by the instruction or indirectly
by the B, X and SP pointers.
The device has 128 bytes of RAM. Sixteen bytes of RAM are
mapped as “registers” at addresses 0F0 to 0FF Hex. These
registers can be loaded immediately, and also decremented
and tested with the DRSZ (decrement register and skip if
zero) instruction. The memory pointer registers X, SP, and B
are memory mapped into this space at address locations
0FC to 0FE Hex respectively, with the other registers (other
than reserved register 0FF) being available for general us-
age.
The instruction set permits any bit in memory to be set, reset
or tested. All I/O and registers (except A and PC) are
memory mapped; therefore, I/O bits and register bits can be
directly and individually set, reset and tested. The accumu-
lator (A) bits can also be directly and individually tested.
Note:
RAM contents are undefined upon power-up.
Reset
The RESET input when pulled low initializes the microcon-
troller. Initialization will occur whenever the RESET input is
pulled low. Upon initialization, the data and configuration
registers for Ports L, G, and C are cleared, resulting in these
Ports being initialized to the TRI-STATE mode. Pin G1 of the
G Port is an exception (as noted below) since pin G1 is
dedicated as the WATCHDOG and/or Clock Monitor error
output pin. Port D is initialized high with RESET . The PC,
PSW, CNTRL, ICNTRL, and T2CNTRL control registers are
cleared. The Multi-Input Wakeup registers WKEN, WKEDG,
and WKPND are cleared. The Stack Pointer, SP, is initialized
to 06F Hex.
The device comes out of reset with both the WATCHDOG
logic and the Clock Monitor detector armed, and with both
the WATCHDOG service window bits set and the Clock
Monitor bit set. The WATCHDOG and Clock Monitor detector
circuits are inhibited during reset. The WATCHDOG service
window bits are initialized to the maximum WATCHDOG
service window of 64k t
c
clock cycles. The Clock Monitor bit
is initialized high, and will cause a Clock Monitor error fol-
lowing reset if the clock has not reached the minimum speci-
fied frequency at the termination of reset. A Clock Monitor
error will cause an active low error output on pin G1. This
error output will continue until 16–32 t
c
clock cycles following
the clock frequency reaching the minimum specified value,
at which time the G1 output will enter the TRI-STATE mode.
The external RC network shown in should be used to ensure
that the RESET pin is held low until the power supply to the
chip stabilizes.
Oscillator Circuits
The chip can be driven by a clock input on the CKI input pin
which can be between DC and 10 MHz. The CKO output
clock is on pin G7 (crystal configuration). The CKI input
frequency is divided down by 10 to produce the instruction
cycle clock (1/t
c
).
Figure 6 shows the Crystal and R/C diagrams.
CRYSTAL OSCILLATOR
CKI and CKO can be connected to make a closed loop
crystal (or resonator) controlled oscillator.
Table 1 shows the component values required for various
standard crystal values.
R/C OSCILLATOR
By selecting CKI as a single pin oscillator input, a single pin
R/C oscillator circuit can be connected to it. CKO is available
as a general purpose input, and/or HALT restart pin.
Table 2 shows the variation in the oscillator frequencies as
functions of the component (R and C) values.
DS009766-7
RC
>
5 x Power Supply Rise Time
FIGURE 5. Recommended Reset Circuit
DS009766-8
DS009766-9
FIGURE 6. Crystal and R/C Oscillator Diagrams
C
www.national.com
15
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| COP888CL | 8-Bit Microcontroller(8位微控制器) |
| COP988CL | 8-Bit Microcontroller(8位微控制器) |
| COP684CL | 8-Bit Microcontroller(8位微控制器) |
| COP884CL | 8-Bit Microcontroller(8位微控制器) |
| COP984CL | 8-Bit Microcontroller(8位微控制器) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| COP688CL-XXX/N | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:General Description |
| COP688CL-XXX/V | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:General Description |
| COP688CS | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:8-Bit CMOS ROM Based Microcontrollers with 4k to 24k Memory, Comparators and USART |
| COP688CS-XXX/V | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MICROCONTROLLER|8-BIT|COP800 CPU|CMOS|LDCC|44PIN|PLASTIC |
| COP688EB | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:8-Bit CMOS ROM Based Microcontrollers with 8k Memory, CAN Interface, 8-Bit A/D, and USART |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。