- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄379891 > CL-PS6700-VC-A (CIRRUS LOGIC INC) Low-Power PC Card Controller for the CL-PS7111 PDF資料下載
參數(shù)資料
| 型號： | CL-PS6700-VC-A |
| 廠商： | CIRRUS LOGIC INC |
| 元件分類： | 總線控制器 |
| 英文描述： | Low-Power PC Card Controller for the CL-PS7111 |
| 中文描述： | PCMCIA BUS CONTROLLER, PQFP100 |
| 封裝： | PLASTIC, VQFP-100 |
| 文件頁數(shù)： | 26/48頁 |
| 文件大?。?/td> | 562K |
| 代理商： | CL-PS6700-VC-A |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁當(dāng)前第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁
PRELIMINARY DATA BOOK v1.0
November 1997
26
REGISTERS
C
I R R U S
L
O G I C
C
O N F I D E N T I A L
, N D A R
E Q U I R E D
CL-PS6700
Low-Power PC Card Controller
4.4
System Interface Registers
4.4.1
System Interface Configuration Register
(0X0C002000
)
Bit(s)
Description
Default R/W
15:10
Reserved
–
–
9
Enable Active Pull-up on Open-Drain Interrupt Outputs PIRQ_L[1:0].
During Standby,
active pull-up is disabled.
0
R/W
8
Enable Assembly and Disassembly.
If this bit is set, assembly and disassembly of card
accesses by CPU or DMA is allowed. When this bit is cleared, the card transaction size is lim-
ited to the width of the card defined by the Card Interface Configuration register bit 7.
1
R/W
7
Enable Handshake Using Card Ready Signal.
When this bit is set, a low-level on PCM_RDY
prevents access to the card. When this bit is cleared, RDY is ignored, but can still generate
interrupts.
1
R/W
6
Report Read Failure.
When this bit is set, a read failure generates an RD_FAIL interrupt.
Read failure can occur due to a time-out condition. Normally, this bit should be cleared so the
CL-PS7111 reports read failures.
1
R/W
5
Endian Conversion Enable.
0 – Disable byte swapping
1 – Enable byte swapping
PC Cards are defined as little–endian, while the ARM CPU inside the CL-PS7111 can be
big–endian or little–endian.
1
R/W
4
Transaction Queue Enable.
When this bit is set, it enables queuing one or more CL-PS7111
write operations. If this bit is cleared, then PRDY goes low after a write until the write is com-
plete.
1
R/W
3
Transaction Queue Threshold Control.
0 – FIFO THLD interrupt when two entries are free in queue.
1 – FIFO THLD interrupt when four entries are free in queue.
1
R/W
2
Transaction Queue Flush.
Discard data in queue.
0
R/W
1:0
Reserved
00
R/W
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CL-PS7110-VC-A | Low-Power System-on-a-Chip |
| CL-PS7110-VI-A | Low-Power System-on-a-Chip |
| CL-PS7110 | Low-Power System-on-a-Chip |
| CL-PS7111 | Low-Power System-on-a-Chip |
| CL-PS7111-VC-A | Low-Power System-on-a-Chip |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CL-PS7110 | 制造商:CIRRUS 制造商全稱:Cirrus Logic 功能描述:Low-Power System-on-a-Chip |
| CL-PS7110-VC-A | 制造商:CIRRUS 制造商全稱:Cirrus Logic 功能描述:Low-Power System-on-a-Chip |
| CL-PS7110-VI-A | 制造商:CIRRUS 制造商全稱:Cirrus Logic 功能描述:Low-Power System-on-a-Chip |
| CL-PS7111 | 制造商:CIRRUS 制造商全稱:Cirrus Logic 功能描述:Low-Power System-on-a-Chip |
| CL-PS7111(208LQFP) | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Logic IC |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。