- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄379891 > CL-PS6700-VC-A (CIRRUS LOGIC INC) Low-Power PC Card Controller for the CL-PS7111 PDF資料下載
參數(shù)資料
| 型號(hào)： | CL-PS6700-VC-A |
| 廠商： | CIRRUS LOGIC INC |
| 元件分類： | 總線控制器 |
| 英文描述： | Low-Power PC Card Controller for the CL-PS7111 |
| 中文描述： | PCMCIA BUS CONTROLLER, PQFP100 |
| 封裝： | PLASTIC, VQFP-100 |
| 文件頁數(shù)： | 16/48頁 |
| 文件大?。?/td> | 562K |
| 代理商： | CL-PS6700-VC-A |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁當(dāng)前第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁
PRELIMINARY DATA BOOK v1.0
November 1997
16
PIN DESCRIPTIONS
C
I R R U S
L
O G I C
C
O N F I D E N T I A L
, N D A R
E Q U I R E D
CL-PS6700
Low-Power PC Card Controller
2.2.3
Additional Control for I/O Signals
Signal
Type
Power
SourceDescription
PCM_IORD_L
PCM_IOWR_L
O
pcm
Single-mode.
Dual-mode.
Memory Mode:
These signals remain deasserted.
I/O Mode:
These signals are asserted during read (PCM_IORD_L) and write transfer
(PCM_IOWR_L) to the card I/O space or DMA devices. A PC Card does not respond to these
signals unless it is configured for I/O by the system.
2.2.4
Card Detect and Battery Status Signals
Signal
Type
Power
SourceDescription
PCM_CD_L[2:1]
I
VDDhi 00 – Card inserted
01 – Card partially inserted
10 – Card partially inserted
11 – Card not inserted
Single-mode. These pins indicate whether a card has been inserted into a socket. They are
positioned at opposite ends of the connector to ensure valid detection of card insertion; a
properly inserted card pulls both lines low They are pulled up to VDDhi within the
CL-PS6700 until a card is inserted (which pulls them low). These signals are available as
status bits in a register, and any state change can also cause an interrupt informing the sys-
tem that a card has been inserted or removed.
PCM_BVD[2:1]
I
pcm
Dual-mode.
Memory Mode:
These bits indicate the card battery condition as outlined in
Table 2-6
.
I/O Mode:
PCM_BVD[2] becomes SPKR_L, the Audio Digital Waveform signal, while
PCM_BVD[1] becomes the STSCHG_L signal, a status line that indicates state changes of
BVD, CD, and WP. The state of the BVD inputs can be read by the CPU in the CL-PS6700
Status registers and are also available on the PC Card registers.
Table 2-6.
PC Card Battery Voltage Detect Encoding
PCM_BVD[2:1]
Battery Condition
X0
Battery dead
01
Battery low
11
Battery OK
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CL-PS7110-VC-A | Low-Power System-on-a-Chip |
| CL-PS7110-VI-A | Low-Power System-on-a-Chip |
| CL-PS7110 | Low-Power System-on-a-Chip |
| CL-PS7111 | Low-Power System-on-a-Chip |
| CL-PS7111-VC-A | Low-Power System-on-a-Chip |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CL-PS7110 | 制造商:CIRRUS 制造商全稱:Cirrus Logic 功能描述:Low-Power System-on-a-Chip |
| CL-PS7110-VC-A | 制造商:CIRRUS 制造商全稱:Cirrus Logic 功能描述:Low-Power System-on-a-Chip |
| CL-PS7110-VI-A | 制造商:CIRRUS 制造商全稱:Cirrus Logic 功能描述:Low-Power System-on-a-Chip |
| CL-PS7111 | 制造商:CIRRUS 制造商全稱:Cirrus Logic 功能描述:Low-Power System-on-a-Chip |
| CL-PS7111(208LQFP) | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Logic IC |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。