- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄16446 > CDB4265 (Cirrus Logic Inc)BOARD EVAL FOR CS4265 CODEC PDF資料下載
參數(shù)資料
| 型號： | CDB4265 |
| 廠商： | Cirrus Logic Inc |
| 文件頁數(shù)： | 25/46頁 |
| 文件大?。?/td> | 0K |
| 描述： | BOARD EVAL FOR CS4265 CODEC |
| 標準包裝： | 1 |
| 主要目的： | 音頻編解碼器 |
| 嵌入式： | 否 |
| 已用 IC / 零件： | CS4265 |
| 主要屬性： | 立體聲 24 位 192 kHz 采樣率 |
| 次要屬性： | 圖形用戶界面，S/PDIF/ I2S / I2C / SPI 接口 |
| 已供物品： | 板，纜線，CD |
| 產(chǎn)品目錄頁面： | 754 (CN2011-ZH PDF) |
| 相關(guān)產(chǎn)品： | CS4265-DNZR-ND - IC CODEC 24BIT 104DB 32-QFN CS4265-DNZ-ND - IC CODEC 24BIT 104DB 32-QFN 598-1039-ND - IC CODEC 24BIT 104DB 32QFN |
| 其它名稱： | 598-1001 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁當(dāng)前第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁
DS657F3
31
CS4265
under the control of a register bit. The CS4265 also allows immediate muting of the IEC60958-3 transmit-
ter audio data through a control register bit.
External components are used to terminate and isolate the external cable from the CS4265. These com-
ponents are detailed in the “External IEC60958-3 Transmitter Components” section on page 52.
4.12.2
Mono Mode Operation
An IEC60958-3 stream may be used in more than one way to transmit 192 kHz sample rate data. One
method is to double the frame rate of the current format. This results is a stereo signal with a sample rate
of 192 kHz. An alternate method is implemented using the two sub-frames in a 96 kHz frame rate
IEC60958-3 signal to carry consecutive samples of a mono signal, resulting in a 192 kHz sample rate
stream. This allows older equipment, whose IEC60958-3 transmitters and receivers are not rated for
192 kHz frame rate operation, to handle 192 kHz sample rate information. In this “mono mode”, two ca-
bles are needed for stereo data transfer. The CS4265 offers Mono Mode operation. The CS4265 is placed
into and out of Mono Mode with the MMT control bit.
In Mono Mode, the input port will run at the audio sample rate (Fs), while the IEC60958-3 transmitter
frame rate will be at Fs/2. Consecutive left or right channel serial audio data samples may be selected for
transmission on the A and B sub-frames, and the channel status block transmitted is also selectable.
Using Mono Mode is only necessary if the incoming audio sample rate is already at 192 kHz and contains
both left and right audio data words. The “Mono Mode” IEC60958-3 output stream may also be achieved
by keeping the CS4265 in normal stereo mode and placing consecutive audio samples in the left and right
positions in an incoming 96 kHz word-rate data stream.
4.13
IC Control Port Description and Timing
The control port is used to access the registers, allowing the CS4265 to be configured for the desired oper-
ational modes and formats. The operation of the control port may be completely asynchronous with respect
to the audio sample rates. However, to avoid potential interference problems, the control port pins should
remain static if no operation is required.
SDA is a bidirectional data line. Data is clocked into and out of the part by the clock, SCL. A 47 k pull-up
or pull-down on the SDOUT pin will set AD0, the least significant bit of the chip address. A pull-up to VLS
will set AD0 to ‘1’ and a pull-down to DGND will set AD0 to ‘0’. The state of the SDOUT pin is sensed and
AD0 is set upon the release of RESET.
The signal timings for a read and write cycle are shown in Figure 15 and Figure 16. A Start condition is de-
fined as a falling transition of SDA while the clock is high. A Stop condition is a rising transition while the
clock is high. All other transitions of SDA occur while the clock is low. The first byte sent to the CS4265 after
a Start condition consists of a 7-bit chip address field and an R/W bit (high for a read, low for a write). The
upper 6 bits of the 7-bit address field are fixed at 100111. To communicate with a CS4265, the chip address
field, which is the first byte sent to the CS4265, should match 100111 followed by the setting of AD0. The
eighth bit of the address is the R/W bit. If the operation is a write, the next byte is the Memory Address Point-
er (MAP), which selects the register to be read or written. If the operation is a read, the contents of the reg-
ister pointed to by the MAP will be output. Following each data byte, the memory address pointer will
automatically increment to facilitate block reads and writes of successive registers. Each byte is separated
by an acknowledge bit. The ACK bit is output from the CS4265 after each input byte is read, and is input to
the CS4265 from the microcontroller after each transmitted byte.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 5070014034 | HEAT SHRINK TUBING |
| H3CKH-6018G | IDC CABLE - HKC60H/AE60G/HPK60H |
| 6278873-9 | C/A 50.125UM RIS MTRJ 9M1 |
| UPA1E182MHD1TO | CAP ALUM 1800UF 25V 20% RADIAL |
| 5070012033 | HEAT SHRINK TUBING |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CDB4270 | 功能描述:音頻 IC 開發(fā)工具 Eval Bd 105dB 192kHz CODEC RoHS:否 制造商:Texas Instruments 產(chǎn)品:Evaluation Kits 類型:Audio Amplifiers 工具用于評估:TAS5614L 工作電源電壓:12 V to 38 V |
| CDB4271 | 功能描述:音頻 IC 開發(fā)工具 Eval Bd CS4271 RoHS:否 制造商:Texas Instruments 產(chǎn)品:Evaluation Kits 類型:Audio Amplifiers 工具用于評估:TAS5614L 工作電源電壓:12 V to 38 V |
| CDB4272 | 功能描述:音頻 IC 開發(fā)工具 Eval Bd CS4272 RoHS:否 制造商:Texas Instruments 產(chǎn)品:Evaluation Kits 類型:Audio Amplifiers 工具用于評估:TAS5614L 工作電源電壓:12 V to 38 V |
| CDB4299 | 功能描述:音頻 IC 開發(fā)工具 Eval Bd AC’97 CODEC w/SRC RoHS:否 制造商:Texas Instruments 產(chǎn)品:Evaluation Kits 類型:Audio Amplifiers 工具用于評估:TAS5614L 工作電源電壓:12 V to 38 V |
| CDB42L50 | 制造商:CIRRUS 制造商全稱:Cirrus Logic 功能描述:Low Voltage, Stereo CODEC with headphone Amp |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。