參數(shù)資料
型號: CDB4265
廠商: Cirrus Logic Inc
文件頁數(shù): 21/46頁
文件大?。?/td> 0K
描述: BOARD EVAL FOR CS4265 CODEC
標準包裝: 1
主要目的: 音頻編解碼器
嵌入式:
已用 IC / 零件: CS4265
主要屬性: 立體聲 24 位 192 kHz 采樣率
次要屬性: 圖形用戶界面,S/PDIF/ I2S / I2C / SPI 接口
已供物品: 板,纜線,CD
產(chǎn)品目錄頁面: 754 (CN2011-ZH PDF)
相關(guān)產(chǎn)品: CS4265-DNZR-ND - IC CODEC 24BIT 104DB 32-QFN
CS4265-DNZ-ND - IC CODEC 24BIT 104DB 32-QFN
598-1039-ND - IC CODEC 24BIT 104DB 32QFN
其它名稱: 598-1001
28
DS657F3
CS4265
topology. If pseudo-differential input functionality is not required, simply connect the SGND pin to AGND
through the parallel combination of a 10 F and a 0.1 F capacitor.
4.6
Output Connections
The CS4265 DACs implement a switched-capacitor filter, followed by a continuous time low-pass filter. Its
response, combined with tha t of the digital interpolator, is sh own in Section 8. “DAC Filter Plots” on
page 48”. The recommended external analog circuitry is shown in the Typical Connection Diagram.
The CS4265 DAC does not include phase or amplitude compensation for an external filter. Therefore, the
DAC system phase and amplitude response is dependent on the external analog circuitry.
4.7
Output Transient Control
The CS4265 uses Popguard technology to minimize the effects of output transients during power-up and
power-down. This technique eliminates the audio transients commonly produced by single-ended, single-
supply converters when it is implemented with external DC-blocking capacitors connected in series with the
audio outputs. To make best use of this feature, it is necessary to understand its operation.
4.7.1
Power-Up
When the device is initially powered-up, the DAC outputs AOUTA and AOUTB are clamped to VQ, which
is initially low. After the PDN bit is released (set to ‘0’), the outputs begin to ramp with VQ towards the
nominal quiescent voltage. This ramp takes approximately 200 ms to complete. The gradual voltage
ramping allows time for the external DC-blocking capacitors to charge to VQ, effectively blocking the qui-
escent DC voltage. Audio output will begin after approximately 2000 sample periods.
4.7.2
Power-Down
To prevent audio transients at power-down, the DC-blocking capacitors must fully discharge before turn-
ing off the power. In order to do this, either the PDN should be set or the device should be reset about
250 ms before removing power. During this time, the voltage on VQ and the DAC outputs will gradually
discharge to GND. If power is removed before this 250 ms time period has passed, a transient will occur
when the VA supply drops below that of VQ. There is no minimum time for a power cycle; power may be
re-applied at any time.
4.7.3
Serial Interface Clock Changes
When changing the clock ratio or sample rate, it is recommended that zero data (or near zero data) be
present on the selected SDIN pin for at least 10 LRCK samples before the change is made. During the
+
-
VA
+
-
AINA
AINB
SG ND
In to PG A
10 F
0.1 F
Note: If pseudo-differential input functionality is not required, the
connections shown with dashed line should be added.
Figure 12. Pseudo-Differential Input Stage
CS4265
相關(guān)PDF資料
PDF描述
5070014034 HEAT SHRINK TUBING
H3CKH-6018G IDC CABLE - HKC60H/AE60G/HPK60H
6278873-9 C/A 50.125UM RIS MTRJ 9M1
UPA1E182MHD1TO CAP ALUM 1800UF 25V 20% RADIAL
5070012033 HEAT SHRINK TUBING
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CDB4270 功能描述:音頻 IC 開發(fā)工具 Eval Bd 105dB 192kHz CODEC RoHS:否 制造商:Texas Instruments 產(chǎn)品:Evaluation Kits 類型:Audio Amplifiers 工具用于評估:TAS5614L 工作電源電壓:12 V to 38 V
CDB4271 功能描述:音頻 IC 開發(fā)工具 Eval Bd CS4271 RoHS:否 制造商:Texas Instruments 產(chǎn)品:Evaluation Kits 類型:Audio Amplifiers 工具用于評估:TAS5614L 工作電源電壓:12 V to 38 V
CDB4272 功能描述:音頻 IC 開發(fā)工具 Eval Bd CS4272 RoHS:否 制造商:Texas Instruments 產(chǎn)品:Evaluation Kits 類型:Audio Amplifiers 工具用于評估:TAS5614L 工作電源電壓:12 V to 38 V
CDB4299 功能描述:音頻 IC 開發(fā)工具 Eval Bd AC’97 CODEC w/SRC RoHS:否 制造商:Texas Instruments 產(chǎn)品:Evaluation Kits 類型:Audio Amplifiers 工具用于評估:TAS5614L 工作電源電壓:12 V to 38 V
CDB42L50 制造商:CIRRUS 制造商全稱:Cirrus Logic 功能描述:Low Voltage, Stereo CODEC with headphone Amp