參數(shù)資料
型號： CDB4265
廠商： Cirrus Logic Inc
文件頁數(shù)： 20/46頁
文件大?。?/td> 0K
描述： BOARD EVAL FOR CS4265 CODEC
標(biāo)準(zhǔn)包裝： 1
主要目的： 音頻編解碼器
嵌入式： 否
已用 IC / 零件： CS4265
主要屬性： 立體聲 24 位 192 kHz 采樣率
次要屬性： 圖形用戶界面，S/PDIF/ I2S / I2C / SPI 接口
已供物品： 板，纜線，CD
產(chǎn)品目錄頁面： 754 (CN2011-ZH PDF)
相關(guān)產(chǎn)品： CS4265-DNZR-ND - IC CODEC 24BIT 104DB 32-QFN
CS4265-DNZ-ND - IC CODEC 24BIT 104DB 32-QFN
598-1039-ND - IC CODEC 24BIT 104DB 32QFN
其它名稱： 598-1001
DS657F3
27
CS4265
4.4
Analog Input Multiplexer, PGA, and Mic Gain
The CS4265 contains a stereo 2-to-1 analog input multiplexer followed by a programmable gain amplifier
(PGA). The input multiplexer is able to select either a line-level input source, or a mic-level input source, and
route it to the PGA. The mic-level input passes through a +32 dB gain stage prior to the input multiplexer,
allowing it to be used for microphone-level signals without the need for any external gain. The PGA stage
provides 12 dB of gain or attenuation in 0.5 dB steps. Figure 11 shows the architecture of the input multi-
plexer, PGA, and mic gain stages.
The “Analog Input Selection (Bit 0)” on page 41 outlines the bit settings necessary to control the input mul-
Address 08h” on page 40 outline the register settings necessary to control the PGA. By default, the line-
level input is selected by the input multiplexer, and the PGA is set to 0 dB.
4.5
Input Connections
The analog modulator samples the input at 6.144 MHz (MCLK=12.288 MHz). The digital filter will reject sig-
nals within the stopband of the filter. However, there is no rejection for input signals
which are
(n 6.144 MHz) the digital passband frequency, where n=0,1,2,... Refer to the Typical Connection Diagram
for the recommended analog input circuit that will attenuate noise energy at 6.144 MHz. The use of capac-
itors which have a lar ge voltage coefficient (such as ge neral-purpose ceramics) must be avoided since
these can degrade signal linearity. Any unused analog input pairs should be left unconnected.
4.5.1
Pseudo-Differential Input
The CS4265 implements a pseudo-differential input stage. The SGND input is intended to be used as a
pseudo-differential reference signal. This feature allows for common mode noise rejection with single-
ended signals. Figure 12 shows a basic diagram outlining the internal implementation of the pseudo-dif-
ferential input stage. The Typical Connection Diagram shows the recommended pseudo-differential input
PGA
MUX
+32 dB
AINA
MICIN1
Channel B
PGA Gain Bits
Out to ADC
Channel A
Out to ADC
Channel B
MUX
+32 dB
AINB
MICIN2
PGA
Analog Input
Selection Bits
Channel A
PGA Gain Bits
Figure 11. Analog Input Architecture
相關(guān)PDF資料
PDF描述
5070014034 HEAT SHRINK TUBING
H3CKH-6018G IDC CABLE - HKC60H/AE60G/HPK60H
6278873-9 C/A 50.125UM RIS MTRJ 9M1
UPA1E182MHD1TO CAP ALUM 1800UF 25V 20% RADIAL
5070012033 HEAT SHRINK TUBING
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CDB4270 功能描述:音頻 IC 開發(fā)工具 Eval Bd 105dB 192kHz CODEC RoHS:否 制造商:Texas Instruments 產(chǎn)品:Evaluation Kits 類型:Audio Amplifiers 工具用于評估:TAS5614L 工作電源電壓:12 V to 38 V
CDB4271 功能描述:音頻 IC 開發(fā)工具 Eval Bd CS4271 RoHS:否 制造商:Texas Instruments 產(chǎn)品:Evaluation Kits 類型:Audio Amplifiers 工具用于評估:TAS5614L 工作電源電壓:12 V to 38 V
CDB4272 功能描述:音頻 IC 開發(fā)工具 Eval Bd CS4272 RoHS:否 制造商:Texas Instruments 產(chǎn)品:Evaluation Kits 類型:Audio Amplifiers 工具用于評估:TAS5614L 工作電源電壓:12 V to 38 V
CDB4299 功能描述:音頻 IC 開發(fā)工具 Eval Bd AC’97 CODEC w/SRC RoHS:否 制造商:Texas Instruments 產(chǎn)品:Evaluation Kits 類型:Audio Amplifiers 工具用于評估:TAS5614L 工作電源電壓:12 V to 38 V
CDB42L50 制造商:CIRRUS 制造商全稱:Cirrus Logic 功能描述:Low Voltage, Stereo CODEC with headphone Amp
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報(bào)價(jià)

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*