參數資料
型號: C8051F005
廠商: Cygnal Technologies
英文描述: 25 MIPS,32k Flash,2.25k Ram,12bit ADC,64 Pin MCU(25 MIPS,32k 閃速存儲器,2.25k Ram,12位 ADC,64 腳 MCU)
中文描述: 25 MIPS的,32K閃存,2.25k羊,12位ADC,64引腳微控制器(25 MIPS的,32K的閃速存儲器,2.25k羊,12位ADC和64腳微控制器)
文件頁數: 40/170頁
文件大小: 1294K
代理商: C8051F005
Page 40
CYGNAL Integrated Products, Inc.
2001
4.2001; Rev. 1.3
C8051F000/1/2/5/6/7
C8051F010/1/2/5/6/7
PRELIMINARY
6. ADC (10-Bit, C8051F010/1/2/5/6/7 Only)
The ADC subsystem for the C8051F010/1/2/5/6/7 consists of a 9-channel, configurable analog multiplexer
(AMUX), a programmable gain amplifier (PGA), and a 100ksps, 10-bit successive-approximation-register ADC with
integrated track-and-hold and programmable window detector (see block diagram in Figure 6.1). The AMUX, PGA,
Data Conversion Modes, and Window Detector are all configurable under software control via the Special Function
Register’s shown in Figure 6.1. The ADC subsystem (ADC, track-and-hold and PGA) is enabled only when the
ADCEN bit in the ADC Control register (ADC0CN, Figure 6.7) is set to 1. The ADC subsystem is in low power
shutdown when this bit is 0. The Bias Enable bit (BIASE) in the REF0CN register (see Figure 9.2) must be set to 1
in order to supply bias to the ADC.
Figure 6.1. 10-Bit ADC Functional Block Diagram
6.1.
Eight of the AMUX channels are available for external measurements while the ninth channel is internally connected
to an on-board temperature sensor (temperature transfer function is shown in Figure 6.3). Note that the PGA gain is
applied to the temperature sensor reading. AMUX input pairs can be programmed to operate in either the
differential or single-ended mode. This allows the user to select the best measurement technique for each input
channel, and even accommodates mode changes “on-the-fly”. The AMUX defaults to all single-ended inputs upon
reset. There are two registers associated with the AMUX: the Channel Selection register AMX0SL (Figure 6.5), and
the Configuration register AMX0CF (Figure 6.4). The table in Figure 6.5 shows AMUX functionality by channel for
each possible configuration. The PGA amplifies the AMUX output signal by an amount determined by the
AMPGN2-0 bits in the ADC Configuration register, ADC0CF (Figure 6.6). The PGA can be software-programmed
for gains of 0.5, 1, 2, 4, 8 or 16. It defaults to unity gain on reset.
Analog Multiplexer and PGA
10-Bit
SAR
ADC
R
+
-
AV+
TEMP
SENSOR
10
+
-
+
-
+
-
9-to-1
AMUX
(SE or
DIFF)
AV+
COMB
LOGIC
20
10
ADWINT
ADCEN
S
+
-
X
AIN0
AIN1
AIN2
AIN3
AIN4
AIN5
AIN6
AIN7
TMR3 OV
T2 OV
CNVSTR
ADBUSY(w)
C
AGND
AGND
AMX0CF
A
A
A
A
AMX0SL
A
A
A
A
ADC0CF
A
A
A
A
A
A
ADC0CN
A
A
A
A
A
A
A
A
A
A
ADC0LTL
ADC0LTH
ADC0GTL
ADC0GTH
相關PDF資料
PDF描述
C8051F006 25 MIPS,32k Flash,2.25k Ram,12bit ADC,48 Pin MCU(25 MIPS,32k 閃速存儲器,2.25k Ram,12位 ADC,48 腳 MCU)
C8051F007 25 MIPS,32k Flash,2.25k Ram,12bit ADC,32 Pin MCU(25 MIPS,32k 閃速存儲器,2.25k Ram,12位 ADC,32 腳 MCU)
C8051F010 20 MIPS,32k Flash,256 Ram,10bit ADC,64 Pin MCU(20 MIPS,32k 閃速存儲器,256 Ram,10位 ADC,64 腳 MCU)
C8051F015 25 MIPS,32k Flash,2.25k Ram,10bit ADC,64 Pin MCU(25 MIPS,32k 閃速存儲器,2.25k Ram,10位 ADC,64 腳 MCU)
C8051F016 25 MIPS,32k Flash,2.25k Ram,10bit ADC,48 Pin MCU(25 MIPS,32k 閃速存儲器,2.25k Ram,10位 ADC,48 腳 MCU)
相關代理商/技術參數
參數描述
C8051F005/0046 制造商:Silicon Laboratories Inc 功能描述:
C8051F005DK 功能描述:開發(fā)板和工具包 - 8051 MCU DEVELOPMENT KIT W/ US POWER SUPPLY RoHS:否 制造商:Silicon Labs 產品:Development Kits 工具用于評估:C8051F960, Si7005 核心: 接口類型:USB 工作電源電壓:
C8051F005DK-A 功能描述:DEV KIT FOR C8051F005/F006/F007 RoHS:否 類別:編程器,開發(fā)系統(tǒng) >> 過時/停產零件編號 系列:- 標準包裝:1 系列:- 類型:MCU 適用于相關產品:Freescale MC68HC908LJ/LK(80-QFP ZIF 插口) 所含物品:面板、纜線、軟件、數據表和用戶手冊 其它名稱:520-1035
C8051F005DK-B 功能描述:DEV KIT FOR C8051F005/F006/F007 RoHS:否 類別:編程器,開發(fā)系統(tǒng) >> 過時/停產零件編號 系列:- 標準包裝:1 系列:- 類型:MCU 適用于相關產品:Freescale MC68HC908LJ/LK(80-QFP ZIF 插口) 所含物品:面板、纜線、軟件、數據表和用戶手冊 其它名稱:520-1035
C8051F005DK-E 功能描述:DEV KIT FOR C8051F005/F006/F007 RoHS:否 類別:編程器,開發(fā)系統(tǒng) >> 過時/停產零件編號 系列:- 標準包裝:1 系列:- 類型:MCU 適用于相關產品:Freescale MC68HC908LJ/LK(80-QFP ZIF 插口) 所含物品:面板、纜線、軟件、數據表和用戶手冊 其它名稱:520-1035