- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄381605 > BS62LV2006STI55 (BRILLIANCE SEMICONDUCTOR, INC.) Very Low Power CMOS SRAM 256K X 8 bit PDF資料下載
參數(shù)資料
| 型號： | BS62LV2006STI55 |
| 廠商： | BRILLIANCE SEMICONDUCTOR, INC. |
| 英文描述： | Very Low Power CMOS SRAM 256K X 8 bit |
| 中文描述： | 非常低功耗CMOS SRAM 256K × 8位 |
| 文件頁數(shù)： | 7/11頁 |
| 文件大?。?/td> | 361K |
| 代理商： | BS62LV2006STI55 |
BS62LV2006
R0201-BS62LV2006
Revision
May.
1.3
2006
7
WRITE CYCLE 2
(1,6)
NOTES:
1. WE must be high during address transitions.
2. The internal write time of the memory is defined by the overlap of CE1 and CE2 active and
WE low. All signals must be active to initiate a write and any one signal can terminate a
write by going inactive. The data input setup and hold timing should be referenced to the
second transition edge of the signal that terminates the write.
3. t
WR
is measured from the earlier of CE1 or WE going high or CE2 going low at the end of
write cycle.
4. During this period, DQ pins are in the output state so that the input signals of opposite
phase to the outputs must not be applied.
5. If the CE1 low transition or the CE2 high transition occurs simultaneously with the WE low
transitions or after the WE transition, output remain in a high impedance state.
6. OE is continuously low (OE = V
IL
).
7. D
OUT
is the same phase of write data of this write cycle.
8. D
OUT
is the read data of next address.
9. If CE1 is low and CE2 is high during this period, DQ pins are in the output state. Then the
data input signals of opposite phase to the outputs must not be applied to them.
10. Transition is measured
±
500mV from steady state with C
L
= 5pF.
The parameter is guaranteed but not 100% tested.
11.
CW
is measured from the later of CE1 going low or CE2 going high to the end of write.
t
WC
t
CW
(11)
t
CW
(11)
t
WP
(2)
t
AW
t
WHZ
(4,10)
t
AS
t
WR2
(3)
t
DH
t
DW
D
IN
D
OUT
WE
CE2
CE1
ADDRESS
(5)
(5)
t
OW
(7)
(8)
(8,9)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| BS62LV2006STI70 | Very Low Power CMOS SRAM 256K X 8 bit |
| BS62LV2006TC55 | Very Low Power CMOS SRAM 256K X 8 bit |
| BS62LV2006TC70 | Very Low Power CMOS SRAM 256K X 8 bit |
| BS62LV2006TI55 | Very Low Power CMOS SRAM 256K X 8 bit |
| BS62LV2006TI70 | Very Low Power CMOS SRAM 256K X 8 bit |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| BS62LV2006STI-55 | 制造商:BSI 制造商全稱:Brilliance Semiconductor 功能描述:Very Low Power/Voltage CMOS SRAM 256K X 8 bit |
| BS62LV2006STI70 | 制造商:BSI 制造商全稱:Brilliance Semiconductor 功能描述:Very Low Power CMOS SRAM 256K X 8 bit |
| BS62LV2006STI-70 | 制造商:BSI 制造商全稱:Brilliance Semiconductor 功能描述:Very Low Power/Voltage CMOS SRAM 256K X 8 bit |
| BS62LV2006STIG55 | 制造商:BSI 制造商全稱:Brilliance Semiconductor 功能描述:Very Low Power/Voltage CMOS SRAM 256K X 8 bit |
| BS62LV2006STIG70 | 制造商:BSI 制造商全稱:Brilliance Semiconductor 功能描述:Very Low Power CMOS SRAM 256K X 8 bit |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。